

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2003-086776

(43)Date of publication of application : 20.03.2003

(51)Int.Cl.

H01L 27/105

H01L 27/10

(21)Application number : 2001-272899

(71)Applicant : FUJITSU LTD

(22)Date of filing : 10.09.2001


(72)Inventor : OZAWA SOICHIRO
CROSS JEFFREY SCOTT
HORII YOSHIMASA

(54) MAGNETIC MEMORY DEVICE AND ITS MANUFACTURING METHOD

(57)Abstract:

PROBLEM TO BE SOLVED: To suppress deterioration of characteristics of a ferroelectric capacitor as to a semiconductor device which has the ferroelectric capacitor.

SOLUTION: The semiconductor device includes an insulating film 22 formed on a semiconductor substrate 10, a 1st electrode 23 of the capacitor formed on the insulating film 22, a ferroelectric film 24 which is formed on the 1st electrode 23 by an MOCVD method and of $\leq 1 \times 10^{19}$ pieces/cm³ in the density of particles having reducing operation, and a 2nd electrode 25 of the capacitor Q formed on the ferroelectric film 24.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. **** shows the word which can not be translated.

3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The concentration of the particle which is formed of CVD on the insulator layer formed on the semi-conductor substrate, the 1st electrode of the capacitor formed on said insulator layer, and said 1st electrode, and has a reduction operation is 3×10^{19} pieces/cm.

Semiconductor device characterized by having the ferroelectric film for said capacitors which is the following, and the 2nd electrode of said capacitor formed on said ferroelectric film.

[Claim 2] Said particle is a semiconductor device according to claim 1 characterized by being a hydrogen atom or a heavy hydrogen atom at least.

[Claim 3] Said ferroelectric is a semiconductor device according to claim 1 or 2 characterized by being a PZT system ingredient or Bi layer structure compound ingredient.

[Claim 4] The process which forms the 1st electrode of a capacitor through an insulator layer on a semi-conductor substrate, The process which forms the ferroelectric film of said capacitor with a CVD method on said 1st electrode, In the manufacture approach of a semiconductor device of having the process which forms the 2nd electrode of said capacitor on said ferroelectric film, and the process which forms the film above said capacitor, at the process after forming said ferroelectric film It is the concentration of a particle with a reduction operation into said ferroelectric film 1×10^{19} pieces/cm 3 The manufacture approach of the semiconductor device characterized by making it the following.

[Claim 5] The process which forms a transistor in a semi-conductor substrate, and the process which forms the 1st electrode of a capacitor through an insulator layer on said semi-conductor substrate, In the manufacture approach of a semiconductor device of having the process which forms the ferroelectric film of said capacitor on said 1st electrode, the process which forms the 2nd electrode of said capacitor on said ferroelectric film, and the process which forms the film above said capacitor The concentration of the particle which has the reduction operation in said ferroelectric film at the process after forming said capacitor is 3×10^{19} pieces/cm. On the conditions which become the following The manufacture approach of the semiconductor device characterized by having the process which heats said semi-conductor substrate in a hydrogen content ambient atmosphere in order to improve the property of said transistor.

[Translation done.]

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the semiconductor device which has a ferroelectric capacitor in more detail about a semiconductor device.

[0002]

[Description of the Prior Art] Even if it turns off the power, information can be held, and ferroelectric nonvolatile memory (FeRAM) attracts attention as memory which can moreover perform writing and read-out in power saving. FeRAM has the memory cell which consists of a transfer transistor and a ferroelectric capacitor. The ferroelectric capacitor has the structure which sandwiched the ferroelectric film with the lower electrode and the up electrode.

[0003] the ferroelectric film which constitutes a ferroelectric capacitor -- Bi layer structure compound ingredients, such as PZT system ingredients, such as titanate-acid lead zirconate (PZT) and the La doped PZT (PLZT), and SrBi₂Ta₂O₉ (SBT, Y1), SrBi₂(Ta, Nb)₂O₉ (SBTN, YZ), etc. -- it is -- those ingredients -- a sol gel process, a sputter, and MOCVD -- membranes are formed by law etc.

[0004] Usually, the ferroelectric film crystallizes the ferroelectric film to a perovskite structure by heat treatment, after forming the ferroelectric film of an amorphous phase on a lower electrode. Subsequently, an up electrode is formed on the ferroelectric film and capacitor structure is acquired.

[0005] It is common to use platinum (Pt) as an ingredient of an up electrode. Although the up electrode using platinum has small leakage current and there is an advantage, like the hysteresis curve of the polarization property of a capacitor can be enlarged, it is known that a fatigue property is bad, that degradation in the process in which a semiconductor device is made is large, and that dependability is bad. About such a Pt up electrode, it will be Japan Society of Applied Physics 29 a-K -4 for example, in autumn (59 times) of 1998. There is a publication.

[0006] In order to solve the trouble of Pt up electrode, development of the up electrode which used oxidation electric conduction material, such as IrO₂ and SrRuO₃ (SRO), is performed. About forming an up electrode from IrO₂, ISIF 2000 and 12 th International Symposium on Integrated Ferroelectrics Nop.017C have a publication, for example. Moreover, about using the up electrode which consists of SRO, Japan Society of Applied Physics 2 p-A -6 will have a publication in spring (60 times) of 1999, for example.

[0007] By using the electrode which consists of a conductive oxide ingredient like them IrO₂ and SRO, a fatigue property and degradation can be controlled and dependability can be improved.

[0008] On the other hand, it is known well that reducing atmosphere, especially a hydrogen atom will degrade the property of a ferroelectric. Therefore, the approach of forming a semiconductor device, as a ferroelectric and hydrogen are not contacted has been taken. K.Kushida-A., J.Appl.Phys., 85, 1069, and 1999 **** -- PbO formed on the up electrode Preventing the diffusion to the ferroelectric film of the hydrogen which penetrates an up electrode with the film is reported. [for example,]

[0009] moreover, TiO which does not let water pass between a ferroelectric and an interlayer film in the patent No. 3157734 official report etc. -- the film was formed and diffusion of the

hydrogen to a ferroelectric is prevented.

[0010] Furthermore, at JP,8-37282,A, it is the hydrogen atom concentration in an interlayer film 10×10^{21} pieces/cm³ It is shown that degradation of the ferroelectric film resulting from a hydrogen atom can be controlled by making it below.

[0011]

[Problem(s) to be Solved by the Invention] It may be able to stop however, being able to aim at an improvement of component properties other than a capacitor by the various structures conventionally adopted in order to prevent reduction of a ferroelectric capacitor being what increases the process of semiconductor device manufacture, or avoiding a hydrogen process superfluously.

[0012] The purpose of this invention is to offer the semiconductor device which can control degradation of a ferroelectric capacitor property, and its manufacture approach.

[0013]

[Means for Solving the Problem] The insulator layer by which the above-mentioned technical problem was formed on the semi-conductor substrate, and the 1st electrode of the capacitor formed on said insulator layer, The concentration of the particle which is formed of CVD on said 1st electrode, and has a reduction operation is 3×10^{19} pieces/cm³. Ferroelectric film for said capacitors which is the following, It is solved by the semiconductor device characterized by having the 2nd electrode of said capacitor formed on said ferroelectric film.

[0014] Moreover, the process at which the above-mentioned technical problem forms the 1st electrode of a capacitor through an insulator layer on a semi-conductor substrate, The process which forms the ferroelectric film of said capacitor with a CVD method on said 1st electrode, In the manufacture approach of a semiconductor device of having the process which forms the 2nd electrode of said capacitor on said ferroelectric film, and the process which forms the film above said capacitor, at the process after forming said ferroelectric film It is the concentration of a particle with the reduction operation in said ferroelectric film 1×10^{19} pieces/cm³ It is solved by the manufacture approach of the semiconductor device characterized by making it the following.

[0015] Moreover, the process at which the above-mentioned technical problem forms a transistor in a semi-conductor substrate, The process which forms the 1st electrode of a capacitor through an insulator layer on said semi-conductor substrate, In the manufacture approach of a semiconductor device of having the process which forms the ferroelectric film of said capacitor on said 1st electrode, the process which forms the 2nd electrode of said capacitor on said ferroelectric film, and the process which forms the film above said capacitor On the conditions from which the concentration of a particle with the reduction operation in said ferroelectric film becomes less than $[1 \times 10^{19} // \text{cm}^3]$ three at the process after forming said capacitor In order to improve the property of said transistor, it is solved by the manufacture approach of the semiconductor device characterized by having the process which heats said semi-conductor substrate in a hydrogen content ambient atmosphere.

[0016] It is total of the concentration of the particle which has the reduction operation in the ferroelectric film according to this invention, for example, the concentration of a hydrogen atom and a heavy hydrogen atom, 1×10^{19} pieces/cm³ Since it considered as the following, degradation of the ferroelectric resulting from hydrogen, heavy hydrogen, etc. was prevented, the property of a ferroelectric capacitor could be controlled, and things became clear by experiment.

[0017] Moreover, it is total of a hydrogen atom and a heavy hydrogen atom 1×10^{17} pieces/cm³ By considering as the following, degradation of a capacitor property can be prevented further.

[0018]

[Embodiment of the Invention] The operation gestalt of this invention is explained based on a drawing below.

[0019] Drawing 1 - drawing 16 are the sectional views showing the manufacture approach of the semiconductor device of 1 operation gestalt of this invention in order of a process. In addition, as a semiconductor device of this operation gestalt, FeRAM is mentioned as an example and explained.

[0020] First, a process until it acquires the cross-section structure shown in drawing 1 is explained.

[0021] it is shown in drawing 1 -- as -- p-type silicon (semi-conductor) substrate 10 front face -- LOCOS (Local Oxidation of Silicon) -- the isolation insulator layer 11 is alternatively formed by law. STI (Shallow Trench Isolation) may be adopted as an isolation insulator layer 11.

[0022] Then, p mold impurity and n mold impurity are alternatively introduced into the predetermined active region (transistor formation field) in the memory cell field 1 of a silicon substrate 10, and the circumference circuit field 2, and p well 12a and n well 12b are formed. In addition, in the circumference circuit field 2, although not shown in drawing 1, in order to form CMOS, p well (un-illustrating) is also formed.

[0023] Then, the active-region front face of a silicon substrate 10 is oxidized thermally, and silicon oxide is formed as gate-dielectric-film 10a.

[0024] Next, sequential formation of the amorphous silicon film and the tungsten silicide film is carried out all over a silicon substrate 10 top, patterning of these amorphous silicon film and the tungsten silicide film is carried out to a predetermined configuration by the photolithography method, and the gate electrodes 13a-13c and wiring 14 are formed. In addition, the polish recon film may be formed instead of the amorphous silicon film which constitutes the gate electrodes 13a-13c.

[0025] On [of one] p well 12a, two gate electrodes 13a and 13b are arranged at juxtaposition, and those gate electrodes 13a and 13b constitute a part of word line WL from a memory cell field 1.

[0026] Next, in the memory cell field 1, in p well 12a of the both sides of the gate electrodes 13a and 13b, the ion implantation of the n mold impurity is carried out, and n mold impurity diffusion field 15a used as the source drain of an n channel MOS transistor is formed. It can come, simultaneously n mold impurity diffusion field may be formed also in p well (un-illustrating) of the circumference circuit field 2.

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.*** shows the word which can not be translated.

3.In the drawings, any words are not translated.

TECHNICAL FIELD

[Field of the Invention] This invention relates to the semiconductor device which has a ferroelectric capacitor in more detail about a semiconductor device.

[Translation done.]

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

PRIOR ART

[Description of the Prior Art] Even if it turns off the power, information can be held, and ferroelectric nonvolatile memory (FeRAM) attracts attention as memory which can moreover perform writing and read-out in power saving. FeRAM has the memory cell which consists of a transfer transistor and a ferroelectric capacitor. The ferroelectric capacitor has the structure which sandwiched the ferroelectric film with the lower electrode and the up electrode.

[0003] the ferroelectric film which constitutes a ferroelectric capacitor -- Bi layer structure compound ingredients, such as PZT system ingredients, such as titanate-acid lead zirconate (PZT) and the La dope PZT (PLZT), and $\text{SrBi}_2\text{Ta}_2\text{O}_9$ (SBT, Y1), $\text{SrBi}_2(\text{Ta}, \text{Nb})_2\text{O}_9$ (SBTN, YZ), etc. -- it is -- those ingredients -- a sol gel process, a sputter, and MOCVD -- membranes are formed by law etc.

[0004] Usually, the ferroelectric film crystallizes the ferroelectric film to a perovskite structure by heat treatment, after forming the ferroelectric film of an amorphous phase on a lower electrode. Subsequently, an up electrode is formed on the ferroelectric film and capacitor structure is acquired.

[0005] It is common to use platinum (Pt) as an ingredient of an up electrode. Although the up electrode using platinum has small leakage current and there is an advantage, like the hysteresis curve of the polarization property of a capacitor can be enlarged, it is known that a fatigue property is bad, that degradation in the process in which a semiconductor device is made is large, and that dependability is bad. About such a Pt up electrode, it will be Japan Society of Applied Physics 29 a-K -4 for example, in autumn (59 times) of 1998. There is a publication.

[0006] In order to solve the trouble of Pt up electrode, development of the up electrode which used oxidation electric conduction material, such as IrO_2 and SrRuO_3 (SRO), is performed. About forming an up electrode from IrO_2 , ISIF 2000 and 12 th International Symposium on Integrated Ferroelectrics Nop.017C have a publication, for example. Moreover, about using the up electrode which consists of SRO, Japan Society of Applied Physics 2 p-A -6 will have a publication in spring (60 times) of 1999, for example.

[0007] By using the electrode which consists of a conductive oxide ingredient like them IrO_2 and SRO, a fatigue property and degradation can be controlled and dependability can be improved.

[0008] On the other hand, it is known well that reducing atmosphere, especially a hydrogen atom will degrade the property of a ferroelectric. Therefore, the approach of forming a semiconductor device, as a ferroelectric and hydrogen are not contacted has been taken. K.Kushida-A., J.Appl.Phys., 85, 1069, and 1999 **** -- PbO formed on the up electrode Preventing the diffusion to the ferroelectric film of the hydrogen which penetrates an up electrode with the film is reported. [for example,]

[0009] moreover, TiO which does not let water pass between a ferroelectric and an interlayer film in the patent No. 3157734 official report etc. -- the film was formed and diffusion of the hydrogen to a ferroelectric is prevented.

[0010] Furthermore, at JP,8-37282,A, it is the hydrogen atom concentration in an interlayer film 10×10^{21} pieces/cm³ It is shown that degradation of the ferroelectric film resulting from a hydrogen atom can be controlled by making it below.

*** NOTICES ***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

EFFECT OF THE INVENTION

[Effect of the Invention] According to [as stated above] this invention, it is total of the concentration of the hydrogen atom of the ferroelectric film, and a heavy hydrogen atom 1×10^{19} pieces/cm³ Since it considered as the following, degradation of the ferroelectric resulting from hydrogen or heavy hydrogen was prevented, the property of a ferroelectric capacitor could be controlled, and things became clear by experiment. Moreover, it is total of a hydrogen atom and a heavy hydrogen atom 1×10^{17} pieces/cm³ By considering as the following, the effectiveness can be heightened further.

[Translation done.]

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] It may be able to stop however, being able to aim at an improvement of component properties other than a capacitor by the various structures conventionally adopted in order to prevent reduction of a ferroelectric capacitor being what increases the process of semiconductor device manufacture, or avoiding a hydrogen process superfluously.

[0012] The purpose of this invention is to offer the semiconductor device which can control degradation of a ferroelectric capacitor property, and its manufacture approach.

[Translation done.]

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

MEANS

[Means for Solving the Problem] The insulator layer by which the above-mentioned technical problem was formed on the semi-conductor substrate, and the 1st electrode of the capacitor formed on said insulator layer, The concentration of the particle which is formed of CVD on said 1st electrode, and has a reduction operation is 3×10^{19} pieces/cm. Ferroelectric film for said capacitors which is the following, It is solved by the semiconductor device characterized by having the 2nd electrode of said capacitor formed on said ferroelectric film.

[0014] Moreover, the process at which the above-mentioned technical problem forms the 1st electrode of a capacitor through an insulator layer on a semi-conductor substrate, The process which forms the ferroelectric film of said capacitor with a CVD method on said 1st electrode, In the manufacture approach of a semiconductor device of having the process which forms the 2nd electrode of said capacitor on said ferroelectric film, and the process which forms the film above said capacitor, at the process after forming said ferroelectric film It is the concentration of a particle with the reduction operation in said ferroelectric film 1×10^{19} pieces/cm 3 It is solved by the manufacture approach of the semiconductor device characterized by making it the following.

[0015] Moreover, the process at which the above-mentioned technical problem forms a transistor in a semi-conductor substrate, The process which forms the 1st electrode of a capacitor through an insulator layer on said semi-conductor substrate, In the manufacture approach of a semiconductor device of having the process which forms the ferroelectric film of said capacitor on said 1st electrode, the process which forms the 2nd electrode of said capacitor on said ferroelectric film, and the process which forms the film above said capacitor On the conditions from which the concentration of a particle with the reduction operation in said ferroelectric film becomes less than $[1 \times 10^{19} // \text{cm}]$ three at the process after forming said capacitor In order to improve the property of said transistor, it is solved by the manufacture approach of the semiconductor device characterized by having the process which heats said semi-conductor substrate in a hydrogen content ambient atmosphere.

[0016] It is total of the concentration of the particle which has the reduction operation in the ferroelectric film according to this invention, for example, the concentration of a hydrogen atom and a heavy hydrogen atom, 1×10^{19} pieces/cm 3 Since it considered as the following, degradation of the ferroelectric resulting from hydrogen, heavy hydrogen, etc. was prevented, the property of a ferroelectric capacitor could be controlled, and things became clear by experiment.

[0017] Moreover, it is total of a hydrogen atom and a heavy hydrogen atom 1×10^{17} pieces/cm 3 By considering as the following, degradation of a capacitor property can be prevented further.

[0018]

[Embodiment of the Invention] The operation gestalt of this invention is explained based on a drawing below.

[0019] Drawing 1 - drawing 16 are the sectional views showing the manufacture approach of the semiconductor device of 1 operation gestalt of this invention in order of a process. In addition, as a semiconductor device of this operation gestalt, FeRAM is mentioned as an example and explained.

[0020] First, a process until it acquires the cross-section structure shown in drawing 1 is explained.

[0021] it is shown in drawing 1 -- as -- p-type silicon (semi-conductor) substrate 10 front face -- LOCOS (Local Oxidation of Silicon) -- the isolation insulator layer 11 is alternatively formed by law. STI (Shallow Trench Isolation) may be adopted as an isolation insulator layer 11.

[0022] Then, p mold impurity and n mold impurity are alternatively introduced into the predetermined active region (transistor formation field) in the memory cell field 1 of a silicon substrate 10, and the circumference circuit field 2, and p well 12a and n well 12b are formed. In addition, in the circumference circuit field 2, although not shown in drawing 1, in order to form CMOS, p well (un-illustrating) is also formed.

[0023] Then, the active-region front face of a silicon substrate 10 is oxidized thermally, and silicon oxide is formed as gate-dielectric-film 10a.

[0024] Next, sequential formation of the amorphous silicon film and the tungsten silicide film is carried out all over a silicon substrate 10 top, patterning of these amorphous silicon film and the tungsten silicide film is carried out to a predetermined configuration by the photolithography method, and the gate electrodes 13a-13c and wiring 14 are formed. In addition, the polish recon film may be formed instead of the amorphous silicon film which constitutes the gate electrodes 13a-13c.

[0025] On [of one] p well 12a, two gate electrodes 13a and 13b are arranged at juxtaposition, and those gate electrodes 13a and 13b constitute a part of word line WL from a memory cell field 1.

[0026] Next, in the memory cell field 1, in p well 12a of the both sides of the gate electrodes 13a and 13b, the ion implantation of the n mold impurity is carried out, and n mold impurity diffusion field 15a used as the source drain of an n channel MOS transistor is formed. It can come, simultaneously n mold impurity diffusion field may be formed also in p well (un-illustrating) of the circumference circuit field 2. Then, in the circumference circuit field 2, the ion implantation of the p mold impurity is carried out to n well 12b of the both sides of gate electrode 13c, and p mold impurity diffusion field 15b used as the source drain of a p channel MOS transistor is formed. n mold impurity and p mold impurity -- having good control of striking a ball in any direction -- it is carried out using a resist pattern.

[0027] After that, after forming an insulator layer all over a silicon substrate 10, etchback of the insulator layer is carried out, and it leaves the gate electrodes 13a-13c and the both-sides part of wiring 14 as a side-attachment-wall insulator layer 16. as the insulator layer -- for example, CVD (chemical vapor deposition) -- silicon oxide (SiO_2) is formed by law.

[0028] Furthermore, n mold impurity diffusion field 15a is made into LDD structure by using the gate electrodes 13a and 13b and the side-attachment-wall insulator layer 16 for a mask, and carrying out the ion implantation of the n mold impurity again into n mold impurity diffusion field 15a of the memory cell field 1. n mold impurity diffusion field 15a in the circumference circuit field 2 is also made into LDD structure at this and coincidence. Moreover, p mold impurity diffusion field is made into LDD structure by carrying out the ion implantation of the p mold impurity again into p mold impurity diffusion field 15b in the circumference circuit field 2.

[0029] Two MOS transistors T1 which have n mold impurity diffused layer 15a of the gate electrodes 13a and 13b and LDD structure in p well 12a according to the above process, and T2 It is formed. Moreover, MOS transistor T3 which has gate electrode 13c and p mold impurity diffused layer 15b of LDD structure in n well 12b It is formed.

[0030] Next, the acid silicon nitride (SiON) film with a thickness of about 200nm is formed for an MOS transistor all over a silicon substrate 10 by the plasma-CVD method as wrap covering film. Then, silicon oxide (SiO_2) of about 1.0 micrometers of thickness is grown up on the covering film 3 as the 1st interlayer insulation film 17 by the plasma-CVD method using TEOS gas.

[0031] Then, the 1st interlayer insulation film 17 is heat-treated for 30 minutes at the temperature of 700 degrees C in the nitrogen-gas-atmosphere mind of ordinary pressure as eburnation processing of the 1st interlayer insulation film 17. after that -- the top face of the 1st interlayer insulation film 17 -- chemical mechanical polishing (CMP) -- flattening is carried out by law.

[0032] Next, a process until it forms the structure shown in drawing 2 is explained.

[0033] First, patterning of the covering film 3 and the 1st interlayer insulation film 17 is carried

out by the photolithography method, and beer hall 17e of the contact holes 17a-17d of the depth which arrives at the impurity diffusion fields 15a and 15b, and the depth which reaches wiring 14 is formed in the 1st interlayer insulation film 17, respectively. Then, it is TiN of Ti (titanium) thin film of 20nm of thickness, and 50nm of thickness to the 1st interlayer insulation film 17 top face and hole 17a - 17e inside. A thin film (titanium nitride) is formed in order by the spatter. Furthermore, it is TiN about a tungsten (W) by the CVD method. It grows up on a thin film. This will be in the condition that the tungsten film was embedded in contact holes 17a-17d and beer hall 17e.

[0034] Then, the tungsten film, a TiN thin film, and Ti thin film are ground by the CMP method until the 1st interlayer insulation film 17 top face is exposed. The titanium film, titanium nitride film, and tungsten film which were left behind in hole 17a - 17e by this are used as conductive plugs 18a-18e, respectively.

[0035] 1st conductive plug 18a on n mold impurity diffusion field 15a inserted into two gate electrodes 13a and 13b in one p well 12a of the memory cell field 1 is connected to the bit line mentioned later, and conductive plug 18f of ** remaining two 2nd b is further connected to the capacitor mentioned later.

[0036] Next, as shown in drawing 3, the SiON (insulator layer) film 21 is formed on the conductive plugs 18a-18e the 1st interlayer insulation film 17 top by the plasma-CVD method using a silane and ammonia at the thickness of 120nm. This SiON film 21 is formed in order to prevent oxidation of the conductive plugs 18a-18e. Furthermore, SiO₂ film 22 with a thickness of 150nm is formed on the SiON film 21 by the plasma-CVD method using TEOS and oxygen as reactant gas. In addition, SiO₂ film 22 is formed in order to prevent invasion of the water to the 1st interlayer insulation film 17.

[0037] Then, those film is heat-treated for 30 minutes at the temperature of 650 degrees C in the nitrogen-gas-atmosphere under ordinary pressure for the eburnation of the SiON film 21 and SiO₂ film 22.

[0038] Next, as shown in drawing 4, by DC spatter, platinum of titanium of 10-30nm of thickness and 100-300nm of thickness is formed pure on SiO₂ film 22, and the 1st electric conduction film of the two-layer structure is formed. In addition, film, such as iridium, ruthenium, ruthenium oxide, oxidization iridium, and ruthenium oxide strontium (SrRuO₃), may be formed as 1st electric conduction film 23a.

[0039] Then, the lanthanum calcium strontium doped titanate-acid lead zirconate (PLCSZT) film is formed by the spatter as ferroelectric film 24a on 1st electric conduction film 23a with RF spatter at the thickness of 100-300nm, for example, 200nm.

[0040] Spatter conditions are 1.0Pa and RF power 1kW using Ar gas using PLCSZT sintered as a target. There is no process which puts the PLCSZT film into hydrogen or heavy hydrogen during this processing, and mixing of the hydrogen to the inside of the PLCSZT film and heavy hydrogen cannot be considered. Moreover, the concentration of the hydrogen in the PLCSZT film after annealing and heavy hydrogen is 3×10^{19} pieces/cm so that it may mention later. as-depo of the PLCSZT film since it is the following The concentration of the hydrogen in the film or heavy hydrogen is also 3×10^{19} pieces/cm. That it is the following can presume easily. In addition, it is also the same as when forming the PZT system ingredient film instead of the PLCSZT film.

[0041] Then, it is RTA (Rapid Thermal Annealing) in an oxygen ambient atmosphere as crystallization processing of ferroelectric film 24a at the temperature of 600-850 degrees C, and the conditions for 30 - 120 seconds. It carries out. For example, it anneals for 60 seconds at the temperature of 750 degrees C.

[0042] everything but the spatter described above as the formation approach of the ferroelectric ingredient film -- the spin turning-on method, a sol-gel method, and MOD (Metal Organic Deposition) law and MOCVD (organic metal CVD) -- law -- it is -- MOCVD -- about law, it mentions later.

[0043] As an ingredient of ferroelectric film 24a, you may be other PZT system ingredients like PZT and PLZT, SrBi₂Ta₂O₉ and Bi layer structure compound ingredient of SrBi₂(Ta, Nb)₂O₉ grade, and other metallic-oxide ferroelectrics besides PLCSZT.

[0044] After forming such ferroelectric film 24a, the oxidization iridium (IrO₂) film is formed by

the sputter as 2nd electric conduction film 25a on it at the thickness of 100–300nm. In addition, Pt film or the SRO film may be formed by the sputter as 2nd electric conduction film 25a.

[0045] Next, a resist is applied on 2nd electric conduction film 25a, a resist is exposed and developed further, and patterning is carried out to an up electrode configuration. After that, dry etching of the 2nd electric conduction film 25a is carried out to a mask using a resist pattern, and 2nd electric conduction film 25a is used as the up electrode 25 of a capacitor. Ashing of the resist is carried out by the oxygen plasma, and it is removed next.

[0046] Next, ferroelectric film 24a which received the damage by the pattern formation of the up electrode 25 is annealed on 650 degrees C and the conditions for 60 minutes in an oxygen ambient atmosphere, and this improves the membrane quality of the ferroelectric film. The concentration of particles, such as a particle with the reduction operation in ferroelectric film 24a by this, for example, hydrogen, and heavy hydrogen, is 3×10^{17} pieces/cm. It is the following.

[0047] To next, it is aluminum $2O_3$. Although the becoming protective coat may be formed on the up electrode 25 and ferroelectric film 24a, it omits, in forming ferroelectric film 24a by the sputter.

[0048] Then, patterning of ferroelectric 24a and the 1st electric conduction film 23a is carried out one by one by the photolithography method. In addition, after carrying out patterning of the 1st electric conduction film 23a, it heats for 60 minutes at the temperature of 650 degrees C within an oxygen content ambient atmosphere, and the membrane quality of ferroelectric film 24a is improved.

[0049] Thereby, ferroelectric film 24a becomes the dielectric film 24 for capacitors, and 1st electric conduction film 23a becomes the lower electrode 23 for capacitors. And Capacitor Q is constituted by the up electrode 25, a dielectric film 24, and the lower electrode 23.

[0050] After forming Capacitor Q through the above processes, as it is shown in drawing 6, the 2nd interlayer insulation film 26 of the two-layer structure which consists of SiO_2 film and SOG film is formed in the whole surface, and it is a wrap about Capacitor Q by this 2nd interlayer insulation film 26. The SiO_2 film is formed by the thickness of 100–300nm all over a silicon substrate 10 top of the plasma-CVD method for using TEOS gas by the conditions whose growth temperature is 390 degrees C and whose power is 400W. Moreover, the SOG film is formed by heating this, after applying an SOG solution to the thickness of 80–200nm on the TEOS film.

[0051] And patterning of the 2nd interlayer insulation film 26 is carried out by the photolithography method, and contact hole 26a is formed on the up electrode 25 of Capacitor Q. Then, recovery annealing is carried out to a dielectric film 24. Specifically, it heats for 30 – 120 minutes at the temperature of 500–650 degrees C in an oxygen ambient atmosphere.

[0052] Next, patterning of the 2nd interlayer insulation film 26, the $SiON$ film 21, and the SiO_2 film 22 is carried out by the photolithography method, contact hole 26b is formed on 2nd conductive plug 18b of the memory cell field 1, and 2nd conductive plug 18b is exposed. And it is TiN of 100nm of thickness the 2nd interlayer insulation film 26 top and in contact hole 26a and 26b. The film is formed by the sputter. Then, the TiN By carrying out patterning of the film by the photolithography method, the partial wiring (local wiring) 27 for carrying out electrical installation of 2nd conductive plug 18b on p well 12a and the capacitor up electrode 25 through contact holes 26a and 26b in the memory cell field 1 is formed.

[0053] Next, a process until it forms structure as shown in drawing 7 is explained.

[0054] First, the TEOS film is formed by the plasma-CVD method on the partial wiring 27 and the 2nd interlayer insulation film 26 at the thickness of 200–400nm. This TEOS film is used as the 3rd interlayer insulation film 31.

[0055] Then, while forming contact hole 31a on 1st conductive plug 18a of the mid gear of p well 12a by carrying out patterning of from the 3rd interlayer insulation film 31 in the memory cell field 1 to the $SiON$ film 21 of the lower part by the photolithography method, contact holes 31c–31e are formed also on each conductive plug 18c–18e of the circumference circuit field 2.

[0056] Furthermore, they are Ti film and TiN in the 3rd interlayer insulation film 31 top and contact holes 31c–31e. The film, aluminum (aluminum) film, and TiN While forming bit line 32a in the memory cell field 1 by carrying out the laminating of the four layers of the film one by one,

and carrying out patterning of these metal membranes, in the circumference circuit field 2, Wiring 32c-32e is formed. These bit line 32a and Wiring 32c-32e turn into aluminum wiring of an eye further.

[0057] In addition, bit line 32a of the memory cell field 1 is connected to 1st conductive plug 18a, and the wiring 32c-32e of the circumference circuit field 2 is connected to each conductive plugs 18c-18e.

[0058] It is TiN of the thickness of 20nm, and the bottom about Ti film of for example, the lowest layer as thickness of each metal membrane which constitutes bit line 32a and Wiring 32c-32e. It is TiN of the thickness of 500nm, and a top about the thickness of 50nm, and aluminum film in the film. Let the film be the thickness of 100nm.

[0059] Next, a process until it forms structure as shown in drawing 8 is explained.

[0060] First, the 4th interlayer insulation film 33 which consists of SiO₂ [with a thickness of 2.0 micrometers] is formed after the 3rd interlayer insulation film 31, bit line 32a, and Wiring 32c-32e by the plasma-CVD method which uses TEOS gas and oxygen (O₂) gas.

[0061] Furthermore, the top face of the 4th interlayer insulation film 33 is ground by the CMP method, and carries out flattening. Let the amount of polishes be thickness equivalent extent of about 1.0 micrometers from the maximum top face.

[0062] Furthermore, patterning of the 4th interlayer insulation film 33 is carried out by the photolithography method, and beer hall 33a which reaches further 32d of aluminum wiring of an eye, for example, wiring of the circumference circuit field 2, is formed.

[0063] Then, sequential formation of Ti film of 20nm of thickness and the TiN film of 50nm of thickness is carried out by sputtering, and those film is set to GRU layer 35a on the inside of beer hall 33a, and the top face of the 4th interlayer insulation film 33. Then, tungsten film 35b is formed on GRU layer 35a. Thereby, it fills up with GRU layer 35a and tungsten film 35b in beer hall 33a.

[0064] Then, the CMP method or etchback removes tungsten film 35b on the 4th interlayer insulation film 33 top face, and GRU layer 35a, and it is made to remain only in beer hall 33a.

[0065] Next, a process until it forms structure as shown in drawing 9 is explained.

[0066] First, it is the 1st TiN on the 4th interlayer insulation film 33. They are 500nm and the 2nd TiN about 50nm and aluminum film in the film. Sequential formation of the film is carried out at the thickness of 50nm. Then, the 1st and 2nd TiN(s) The aluminum wiring 36 of a bilayer eye is formed by carrying out patterning of the film and the aluminum film by the photolithography method.

[0067] Then, SiO₂ film is formed as 1st covering insulator layer 37 by the plasma-CVD method using TEOS at the thickness of 200nm on the aluminum wiring 36 of a bilayer eye, and the 4th interlayer insulation film 33. Furthermore, it is SiN by the plasma-CVD method on the 1st covering insulator layer 37. The 2nd becoming covering insulator layer 38 is formed in the thickness of 500nm. The wiring 36 of a bilayer eye is covered with these 1st and 2nd covering film 37 and 38.

[0068] After that, they are MOS transistors T1 and T2 and T3. In order to improve a property, the whole is heated at 400-450 degrees C in the ambient atmosphere of hydrogen nitrogen mixed gas. The hydrogen content and heating temperature in the ambient atmosphere are set as conditions from which the concentration of particles, such as the particle which has a reduction operation in ferroelectric film 24a which constitutes Capacitor Q, for example, hydrogen, and heavy hydrogen, finally becomes less than [1×10^{19} //cm] three. Namely, the initial state of formation of ferroelectric film 24a to 1×10^{19} piece/cm³ Invasion of the reduction particle to ferroelectric film 24a of the following is permitted. For example, it sets to ferroelectric film 24a which is the capacitor dielectric film 24, and is 3×10^{19} pieces/cm from an initial state. The capacitor property by the increment in the reduction particles (heavy hydrogen, hydrogen, etc.) of the following is satisfactory.

[0069] In the condition after forming Capacitor Q with the above operation gestalten It is the concentration of the particle which has a reduction operation in ferroelectric film 24a 1×10^{17} pieces/cm³ MOS transistors [from / after considering as the following and forming Capacitor Q] T1 and T2, and T3 Where the heat-treatment for a property improvement is finished The

reduction operation particle concentration in ferroelectric film 24a is 3×10^{19} pieces/cm. It is 3×10^{17} pieces/cm preferably the following. The conditions of each process are adjusted so that it may become the following. Thereby, degradation of a ferroelectric capacitor is barred.

[0070] Moreover, it sets at a process until it finishes annealing in a hydrogen content ambient atmosphere for an improvement of an MOS transistor property. The concentration of the reduction operation atom in ferroelectric film 24a of Capacitor Q is 3×10^{19} pieces/cm. In becoming above as shown in drawing 10, after [for example,] forming the pattern of the up electrode 25 -- an up electrode 25 and ferroelectric film 24a top -- aluminum 2O3 etc. -- the protective coat 37 for reduction prevention which becomes with a metal oxide film is formed, and patterning of ferroelectric film 24a and the 1st electric conduction film 23a is carried out after that. This protective coat 37 is formed in order to control reduction of ferroelectric film 24a.

[0071] Thereby, it is in the condition which finished heat-treatment in a hydrogen content ambient atmosphere, and the concentration is 3×10^{19} pieces/cm. Adjusting so that it may become the following is possible. In addition, it is the hydrogen concentration in the oxide ferroelectric film 1×10^{19} pieces/cm by choosing the formation conditions and annealing conditions of interlayer insulation films 17, 26, and 33. The following, it carries out to less than $[1 \times 10^{17} // \text{cm}]$ three preferably, and degradation of the capacitor property Q is prevented.

[0072] next, the property of Capacitor Q of having ferroelectric film 24a formed of the spatter -- the reducing atmosphere after capacitor Q formation -- ** -- it explains [like] whether it is influenced.

[0073] First, as shown in drawing 11, after forming the lower electrode 42 which consists of the two-layer structure of titanium layer 42a and platinum layer 42b through an insulator layer 41 on the semi-conductor substrate 40, the dielectric film 43 was formed by the spatter a little more than [PLCSZT / of 200nm of thickness] on the lower electrode. And RTA processing of the PLCSZT ferroelectric film 43 was carried out at 600–750 degrees C in the oxygen ambient atmosphere of ordinary pressure, and membranous quality has been improved. Furthermore, the Ir2O film of 200nm of thickness was formed by the spatter on the PLCSZT ferroelectric film 43, patterning of this was carried out to the resist using etching, and thereby, two or more Ir2O up electrodes 44 were formed, and, subsequently were heated at 650 degrees C in the oxygen ambient atmosphere.

[0074] It is one capacitor Q0 by one Ir2O up electrode 44, the PLCSZT ferroelectric film 43 under it, and the lower electrode 42. It is constituted.

[0075] Such a capacitor Q0 As a sample which it has, it is the flat-surface configuration of the up electrode 44 50x50 micrometers. It is [the 1st sample made into magnitude, and] the flat-surface configuration 200x200 micrometers. The 2nd sample made into magnitude was created.

[0076] And such a ferroelectric capacitor Q0 The 1st and 2nd samples which it has were heated at the temperature of 200 degrees C in the reducing gas content ambient atmosphere of 4.5Torr (s). Reducing gas content ambient atmospheres are the heavy hydrogen and nitrogen-gas-atmosphere mind containing 3% of heavy hydrogen (D2). Heavy hydrogen is used instead of hydrogen from the ease of concentration detection here. Moreover, the multi-statement of the heating time was carried out to 0 minute, 10 minutes, 15 minutes, and 20 minutes. In addition, it is shown that heating for 0 minute does not heat.

[0077] When heavy hydrogen concentration was investigated according to the secondary ion mold mass spectrometry (SIMS) about the 1st and 2nd samples, it is a capacitor Q0. In the part, heavy hydrogen concentration distribution as shown in the depth direction from the top face of the up electrode 44 at drawing 12 existed. Moreover, capacitor Q0 In the part in which the surrounding up electrode 44 is not formed, heavy hydrogen concentration distribution as shown in the depth direction from PLCSZT ferroelectric film 43 top face at drawing 13 existed. In addition, in drawing 12, drawing 13, and the following drawings, "Ir2OTEL" shows the part in which the up electrode 44 was formed, and "no Ir2O TEL" shows the part where the up electrode 44 was removed by etching.

[0078] If there is no suitable means to measure the hydrogen concentration in a sample by SIMS and the experiment approach and the meaning are taken into consideration, whether replace the concentration of heavy hydrogen with hydrogen concentration, and it considers it or it replaces

with the concentration of a particle with a reduction operation, extent of reduction capacity can be known and it will be satisfactory.

[0079] When it expressed with the bar graph what kind of effect it would have on the heavy hydrogen atom concentration in the PLCSZT ferroelectric film of the 1st and 2nd samples by the difference in heat time amount and being compared based on drawing 12 and drawing 13, it came to be shown in drawing 14.

[0080] In drawing 14, "TEL" shows D concentration of the part covered with the up electrode 44 among the PLCSZT ferroelectric film 43, and "NoTEL" shows D concentration of the part into which the up electrode 44 was etched among the PLCSZT ferroelectric film 43.

[0081] The PLCSZT ferroelectric film 43 Q0 which is covered with the up electrode 44 according to drawing 14, i.e., a capacitor, D concentration in the constituted PLCSZT ferroelectric film 43 was hardly increasing with heating by the heavy hydrogen and nitrogen-gas-atmosphere mind for about 10 minutes. However, D concentration in the PLCSZT ferroelectric film 43 of the part which is not covered with the up electrode 44 is 8×10^{18} /cm³ by heating for about 10 minutes. It went up to extent.

[0082] Furthermore, capacitor Q0 of the 2nd sample in the condition (0 minute) of not heating Capacitor Q0 of the 2nd sample after 10 minutes, 15 minutes, and 20-minute heating When the pulse voltage of ± 3 V was impressed to each and the electrical potential difference and the polarization property were investigated, the result as shown in drawing 15 was obtained.

[0083] with reference to the graph of "TEL" of drawing 14, heavy hydrogen concentration (D) increases the amount (Q_{sw}) of polarization charge shown in drawing 15 so that clearly -- it is alike, and it follows and becomes small. According to the experiment of this invention persons, heavy hydrogen concentration is 1×10^{19} /cm³. When it became above, it wrote in as a FeRAM cel and changed into the condition of being easy to produce an error in read-out. Here, heavy hydrogen (D) concentration is equivalent to hydrogen (H) concentration, and reduction atom concentration is 1×10^{19} /cm³. Becoming the following is desirable.

[0084] Next, about the 1st sample of 1cmx1cm magnitude, when measured with the temperature-programmed-desorption analysis method (TDS), respectively, the result as shown in drawing 16 and drawing 17 was obtained [thing / the thing in the condition of not heating, and / which was heated for 20 minutes in the heavy hydrogen content ambient atmosphere]. Measurement of TDS was performed by carrying out the temperature up of the 1st sample from ordinary temperature to 750 degrees C with the programming rate of 1 degree C/second while placing the 1st sample into the vacuum ambient atmosphere.

[0085] The 1st sample heated for 20 minutes in the heavy hydrogen content ambient atmosphere had many amounts of the amount of deuterium oxide hydrogen water (HDO, D₂O), heavy hydrogen (D₂), and deuterium hydrogen (HD) compared with the 1st sample in the condition of not heating so that clearly from drawing 16 and drawing 17. In addition, H is [heavy hydrogen and O of hydrogen and D] oxygen.

[0086] Analysis of TDS also shows that diffusion of the hydrogen within the PLCSZT ferroelectric film 43 and heavy hydrogen increases with heating in the heavy hydrogen content ambient atmosphere for 20 minutes.

[0087] In addition, analytical method can be measured not only with SIMS and TDS but with an Auger-electron-spectroscopy analysis method (AES) and a hydrogen dispersion front analysis method (HFS).

[0088] By the way, about degradation of the ferroelectric property by the reducing atmosphere, the mechanism is not clear. However, a mechanism as shown in drawing 18 can be considered by this experiment.

[0089] That is, if the 1st or 2nd sample is heated at 200 degrees C in a heavy hydrogen content ambient atmosphere, IrO₂ which constitutes the up electrode 44 will be decomposed into Ir and O₂ in a vacuum ambient atmosphere, and IrO₂ will generate Ir and D₂O according to a chemistry reduction operation. Moreover, Ir which constitutes the up electrode 44 functions as a catalyst, and it is D₂. 2D+ It changes. Furthermore, Pt layer 42b which constitutes the lower electrode 42 functions as a catalyst, and it is D₂. 2D+ It changes. And D+ It is spread on the boundary of electrodes 44 and 42 and the ferroelectric film 43, and, finally enters in the ferroelectric film 43.

[0090] Drawing 19 (a) Capacitor Q0 The model of the perovskite structure immediately after formation is shown, and the titanium (Ti) atom and zirconium (Zr) atom which constitute the PLCSZT ferroelectric film 43 change between the oxygen (O) atoms of the perimeter with change of pulse-voltage E, and produce polarization. On the other hand, D+ When it enters into the PLCSZT ferroelectric film 43, it is drawing 19 (b). It is D+ so that it may be shown. The change of Ti atom or Zr atom is barred, the amount of changes is made small, and the amount Qsw of polarization is reduced.

[0091] by the way -- although ferroelectric film 24a shown in drawing 4 was formed by the sputter with the above-mentioned operation gestalt -- MOCVD -- you may form by law.

[0092] It is common to use the gas containing hydrogen as material gas in formation of the PLCSZT film by the MOCVD method. therefore -- as the result which does not have hydrogen into a membrane formation ambient atmosphere -- as-depo the sputter PLCSZT to which hydrogen does not exist in the film -- differing -- MOCVD -- the PLCSZT film which formed membranes by law -- as-depo Hydrogen exists in the film. The hydrogen concentration in this film is 3×10^{19} pieces/cm. The concentration after it was good in it being the following and the dehydrogenation was carried out by annealing etc. is 3×10^{19} pieces/cm. The hydrogen concentration in PLCSZT in a good and final ferroelectric capacitor is 3×10^{19} pieces/cm with it being the following. It is good in it being the following. It is also the same as when forming the PZT system ingredient film instead of the PLCSZT film.

[0093] The conditions which form the PZT film by the MOCVD method set for example, substrate temperature as 600 degrees C, and are THM about flow rate 0.4 ml/min and Zr (DPM)4 in Pb (DPM)4 as material gas further considering flow rate 0.2 ml/min and Ti (DPM)4 as flow rate 0.2 ml/min and a solvent. The pressure of a sink and its ambient atmosphere is set to 500Pa into a growth ambient atmosphere by flow rate 0.4 ml/min.

[0094] Even in this case, the reduction element concentration in ferroelectric film 24a which forms the ferroelectric film capacitor Q for an MOS transistor on a wrap insulator layer, forms an interlayer insulation film, wiring, and the covering film further, and finally constitutes Capacitor Q is 3×10^{19} pieces/cm the same with having described above. It sets up so that it may become the following.

- (1) The concentration of the particle which is formed of CVD on the insulator layer formed on the semi-conductor substrate, the 1st electrode of the capacitor formed on said insulator layer, and said 1st electrode, and has a reduction operation is 3×10^{19} pieces/cm. Semiconductor device characterized by having the ferroelectric film for said capacitors which is the following, and the 2nd electrode of said capacitor formed on said ferroelectric film.
- (2) Said particle is a semiconductor device given in the additional remark 1 characterized by being a hydrogen atom or a heavy hydrogen atom at least.
- (3) Said ferroelectric is a semiconductor device given in the additional remark 1 or additional remark 2 characterized by being a PZT system ingredient or Bi layer structure compound ingredient.
- (4) The process which forms the 1st electrode of a capacitor through an insulator layer on a semi-conductor substrate, The process which forms the ferroelectric film of said capacitor with a CVD method on said 1st electrode, In the manufacture approach of a semiconductor device of having the process which forms the 2nd electrode of said capacitor on said ferroelectric film, and the process which forms the film above said capacitor, at the process after forming said ferroelectric film It is the concentration of a particle with the reduction operation in said ferroelectric film 1×10^{19} pieces/cm 3 The manufacture approach of the semiconductor device characterized by making it the following.
- (5) The process which forms a transistor in a semi-conductor substrate, and the process which forms the 1st electrode of a capacitor through an insulator layer on said semi-conductor substrate, In the manufacture approach of a semiconductor device of having the process which forms the ferroelectric film of said capacitor on said 1st electrode, the process which forms the 2nd electrode of said capacitor on said ferroelectric film, and the process which forms the film above said capacitor The concentration of the particle which has the reduction operation in said ferroelectric film at the process after forming said capacitor is 3×10^{19} pieces/cm. On the

conditions which become the following The manufacture approach of the semiconductor device characterized by having the process which heats said semi-conductor substrate in a hydrogen content ambient atmosphere in order to improve the property of said transistor.

(6) Said particle is the manufacture approach of a semiconductor device given in the additional remark 5 characterized by being a hydrogen atom or a heavy hydrogen atom at least.

(7) Said ferroelectric film is the manufacture approach of a semiconductor device given in the additional remark 5 or additional remark 6 characterized by being formed of a spatter or MOCVD.

[Translation done.]

*** NOTICES ***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

- [Drawing 1] Drawing 1 is the sectional view (the 1) showing the formation process of the semiconductor device concerning the operation gestalt of this invention.
- [Drawing 2] Drawing 2 is the sectional view (the 2) showing the formation process of the semiconductor device concerning the operation gestalt of this invention.
- [Drawing 3] Drawing 3 is the sectional view (the 3) showing the formation process of the semiconductor device concerning the operation gestalt of this invention.
- [Drawing 4] Drawing 4 is the sectional view (the 4) showing the formation process of the semiconductor device concerning the operation gestalt of this invention.
- [Drawing 5] Drawing 5 is the sectional view (the 5) showing the formation process of the semiconductor device concerning the operation gestalt of this invention.
- [Drawing 6] Drawing 6 is the sectional view (the 6) showing the formation process of the semiconductor device concerning the operation gestalt of this invention.
- [Drawing 7] Drawing 7 is the sectional view (the 7) showing the formation process of the semiconductor device concerning the operation gestalt of this invention.
- [Drawing 8] Drawing 8 is the sectional view (the 8) showing the formation process of the semiconductor device concerning the operation gestalt of this invention.
- [Drawing 9] Drawing 9 is the sectional view (the 9) showing the formation process of the semiconductor device concerning the operation gestalt of this invention.
- [Drawing 10] Drawing 10 is the sectional view showing other formation processes of the semiconductor device concerning the operation gestalt of this invention.
- [Drawing 11] Drawing 11 is the sectional view showing the sample of the ferroelectric capacitor which constitutes the semiconductor device concerning the operation gestalt of this invention.
- [Drawing 12] Drawing 12 is heavy hydrogen concentration distribution by the SIMS analysis after carrying out heavy hydrogen processing of the capacitor of the semiconductor device concerning the operation gestalt of this invention.
- [Drawing 13] Drawing 13 is heavy hydrogen concentration distribution by the SIMS analysis after carrying out heavy hydrogen processing of the capacitor boundary region of the semiconductor device concerning the operation gestalt of this invention.
- [Drawing 14] Drawing 14 is drawing showing the heavy hydrogen processing time of the capacitor of the semiconductor device concerning the operation gestalt of this invention, and the ferroelectric film of the boundary region, and the relation of heavy hydrogen concentration.
- [Drawing 15] Drawing 15 is drawing showing the electrical-potential-difference-polarization property of the ferroelectric capacitor by which changed time amount and heavy hydrogen processing was carried out.
- [Drawing 16] Drawing 16 is drawing showing the concentration distribution by the TSD analysis of the oxygen in early stages of a ferroelectric capacitor, hydrogen, and heavy hydrogen.
- [Drawing 17] Drawing 17 is D2 of a ferroelectric capacitor. It is drawing showing the concentration distribution by the TSD analysis of the oxygen after heating, hydrogen, and heavy hydrogen.
- [Drawing 18] Drawing 18 is D2 of a capacitor which has IrO₂ and PZT. It is the mechanism of

degradation to depend.


[Drawing 19] Drawing 19 (a) and (b) The early stages of the capacitor of a semiconductor device and D2 concerning this invention The ferroelectric film configuration atom condition after heating is shown.

[Description of Notations]

10 -- A semi-conductor substrate, 11 -- An isolation insulator layer, 12a, 12b -- Well field, 13a, 13b, 13c -- A gate electrode, 15a, 15b -- Impurity diffused layer, 16 -- A sidewall, 17, 26, 31, 33, 18a-18e -- Plug, 21 [-- Ferroelectric film,] -- The SiON film, 22 -- SiO₂ film, 23a, 25a -- The electric conduction film, 24a 23 [-- Partial wiring, 32a / -- Partial wiring, 32b-32g / -- Wiring, 35 / -- A plug, 36 / -- 37 Aluminum wiring, 38 / -- Covering film.] -- A lower electrode, 24 -- A dielectric film, 25 -- An up electrode, 27


[Translation done.]

時間を定めて重水素処理された強誘電体
キャパシタの電圧-分極特性




[Drawing 16]

強誘電体キャパシタ初期の酸素、水素、
重水素についてのTSD分析による濃度分布




[Drawing 3]

本発明の実施形態に係る半導体装置の形成工程を示す断面図（その3）



[Drawing 4]


本発明の実施形態に係る半導体装置の形成工程を示す断面図 (その4)



- 23a : 第1導電体膜
 24a : 強誘電体膜
 25a : 第2導電体膜


[Drawing 5]

本発明の実施形態に係る半導体装置の形成工程を示す断面図 (その5)



[Drawing 17]

強誘電体キャパシタのD₂加熱後の酸素、水素、
重水素についてのTSD分析による濃度分布



[Drawing 18]


IrO₂とPZTを有するキャパシタの
D₂による劣化のメカニズム

1. IrO₂ → Ir + O₂ (真空還元、副次的)
2. IrO₂ + D₂ → Ir + D₂O (化学還元)
3. Ir + D₂ → 2D⁺(Ir) (上部電極触媒反応: 主的)
4. Pt + D₂ → 2D⁺(Pt) (下部電極触媒反応: 主的)
5. D⁺ + PZT → PZT-D (境界拡散及びQ_{sw}低減)


[Drawing 19]

本発明に係る半導体装置のキャパシタの
初期と D_2 加熱後の強誘電体構成電子状態

(a) 初期のPZTのペログスカイト構造




(b)



[Drawing 6]


本発明の実施形態に係る半導体装置の形成工程を示す断面図（その6）



26 : 層間絶縁膜
27 : 局所配線

[Drawing 7]


本発明の実施形態に係る半導体装置の形成工程を示す断面図（その7）



32a : ビット線
32b ~ 32e : 配線

[Drawing 8]


本発明の実施形態に係る半導体装置の形成工程を示す断面図（その8）



33：層間絶縁膜

[Drawing 9]

本発明の実施形態に係る半導体装置の形成工程を示す断面図（その9）




36：配線

37, 38：カバー膜


[Drawing 10]

本発明の実施形態に係る半導体装置の他の形成工程を示す断面図




[Drawing 11]

本発明の実施形態に係る半導体装置
を構成する強誘電体キャパシタ




[Drawing 12]

本発明の実施形態に係る半導体装置のキャパシタを
重水素処理した後のSIMS分析による重水素濃度分布




[Drawing 13]

本発明の実施形態に係る半導体装置のキャパシタ周辺領域を
重水素処理した後のSIMS分析による重水素濃度分布



[Drawing 14]

本発明の実施形態に係る半導体装置のキャパシタ及びその
周辺領域の強誘電体膜の重水素処理時間と重水素濃度の関係



[Translation done.]

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開2003-86776

(P 2 0 0 3 - 8 6 7 7 6 A)

(43) 公開日 平成15年3月20日 (2003.3.20)

(51) Int. Cl. ⁷	識別記号	F I	テ-マコ-ド (参考)
H01L 27/105		H01L 27/10	481 5F083
27/10	481	444	B

審査請求 未請求 請求項の数 5 O L (全13頁)

(21) 出願番号 特願2001-272899 (P 2001-272899)

(22) 出願日 平成13年9月10日 (2001.9.10)

(71) 出願人 000005223

富士通株式会社

神奈川県川崎市中原区上小田中4丁目1番1号

(72) 発明者 小澤 聡一郎

神奈川県川崎市中原区上小田中4丁目1番1号 富士通株式会社内

(72) 発明者 クロス ジェフリー スコット

神奈川県川崎市中原区上小田中4丁目1番1号 富士通株式会社内

(74) 代理人 100091672

弁理士 岡本 啓三

最終頁に続く


(54) 【発明の名称】 半導体装置及びその製造方法

(57) 【要約】

【課題】 強誘電体キャパシタを有する半導体装置に関し、強誘電体キャパシタの特性の劣化を抑制すること。

【解決手段】 半導体基板10上に形成された絶縁膜22と、絶縁膜22上に形成されたキャパシタQの第1電極23と、第1電極23の上にMOCVD法で形成され且つ還元作用を持つ粒子の濃度が 1×10^{11} 個/cm²未満である強誘電体膜24と、強誘電体膜24の上に形成された前記キャパシタQの第2電極25とを含む。

本発明の実施形態に係る半導体装置の形成工程を示す断面図 (その5)



【特許請求の範囲】

【請求項1】半導体基板上に形成された絶縁膜と、前記絶縁膜上に形成されたキャパシタの第1電極と、前記第1電極上にCVDにより形成され且つ還元作用を持つ粒子の濃度が 1×10^{11} 個/cm²未満である前記キャパシタ用の強誘電体膜と、

前記強誘電体膜の上に形成された前記キャパシタの第2電極とを有することを特徴とする半導体装置。

【請求項2】前記粒子は、少なくとも水素原子と重水素原子のいずれかであることを特徴とする請求項1に記載の半導体装置。

【請求項3】前記強誘電体は、PZT系材料又はBi層状構造化合物材料であることを特徴とする請求項1又は請求項2に記載の半導体装置。

【請求項4】半導体基板上に絶縁膜を介してキャパシタの第1電極を形成する工程と、前記キャパシタの強誘電体膜を前記第1電極上にCVD法により形成する工程と、前記キャパシタの第2電極を前記強誘電体膜上に形成する工程と、前記キャパシタの上方に膜を形成する工程とを有する半導体装置の製造方法において、前記強誘電体膜を形成した後の工程で、前記強誘電体膜中への還元作用を持つ粒子の濃度を 1×10^{11} 個/cm²未満にすることを特徴とする半導体装置の製造方法。

【請求項5】半導体基板にトランジスタを形成する工程と、前記半導体基板上に絶縁膜を介してキャパシタの第1電極を形成する工程と、前記キャパシタの強誘電体膜を前記第1電極上に形成する工程と、前記キャパシタの第2電極を前記強誘電体膜上に形成する工程と、前記キャパシタの上方に膜を形成する工程とを有する半導体装置の製造方法において、前記キャパシタを形成した後の工程で、前記強誘電体膜中の還元作用を持つ粒子の濃度が 1×10^{11} 個/cm²未満となる条件で、前記トランジスタの特性を改善するために水素含有雰囲気中で前記半導体基板を加熱する工程を有することを特徴とする半導体装置の製造方法。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明は、半導体装置に関し、より詳しくは、強誘電体キャパシタを有する半導体装置に関する。

【0002】

【従来の技術】電源を切っても情報を保持でき、しかも省電力で書き込みや読み出しのできるメモリとして、強誘電体不揮発性メモリ(FeRAM)が注目されている。FeRAMは転送トランジスタと強誘電体キャパシタからなるメモリセルを有している。強誘電体キャパシタは、下部電極と上部電極により強誘電体膜を挟んだ構造を有している。

【0003】強誘電体キャパシタを構成する強誘電体膜は、チタン酸ジルコン酸鉛(PZT)、LaドーブPZT

(PLZT)等のPZT系材料や、SrBi₂Ta₂O₇、(SBT、Y1)、SrBi₂(Ta、Nb)₂O₇、(SBTN、YZ)等のBi層状構造化合物材料等があり、それらの材料は、ソルゲル法、スパッタ法、MOCVD法等によって成膜される。

【0004】通常、強誘電体膜は、下部電極上にアモルファス相の強誘電体膜を形成した後に、熱処理によって強誘電体膜をペロブスカイト構造へと結晶化させる。ついで上部電極を強誘電体膜上に形成してキャパシタ構造を得る。

【0005】上部電極の材料としてプラチナ(Pt)を用いるのが一般的である。プラチナを用いた上部電極はリーク電流が小さく、キャパシタの分極特性のヒステリシスカーブを大きくできるなどの利点があるが、疲労特性が悪いこと、半導体デバイスを作る過程での劣化が大きいこと、信頼性が悪いことが知られている。そのようなPt上部電極については例えば1998年秋(59回)応物29a-K-4に記載がある。

【0006】Pt上部電極の問題点を解決するために、IrO₂やSrRuO₃(SRO)などの酸化導電材を用いた上部電極の開発が行われている。IrO₂から上部電極を形成することについては、例えばISIF 2000, 12th International Symposium on Integrated Ferroelectrics No. 017Cに記載がある。また、SROよりなる上部電極を用いることについては、例えば1999年春(60回)応物2p-A-6に記載がある。

【0007】それらIrO₂、SROのような導電性酸化物材料よりなる電極を用いることにより、疲労特性、劣化を抑制して信頼性を改善することができる。

【0008】一方、還元雰囲気、特に水素原子が強誘電体の特性を劣化させることはよく知られている。そのため、強誘電体と水素を接触させないようにして半導体装置を形成する方法が採られてきた。例えばK. Kushida-A., J. Appl. Phys., 85, 1069, 1999 には、上部電極上に形成されたPbO 膜によって上部電極を透過する水素の強誘電体膜への拡散を防ぐことが報告されている。

【0009】また、特許第3157734号公報では、強誘電体と層間膜の間に水を通さないTiO 等の膜を形成して強誘電体への水素の拡散を防いでいる。

【0010】さらに、特開平8-37282号公報では、層間膜中の水素原子濃度を 10×10^{11} 個/cm²以下にすることで、水素原子に起因する強誘電体膜の劣化を抑制できることが示されている。

【0011】

【発明が解決しようとする課題】しかし、強誘電体キャパシタの還元を防止するために従来採用されている種々の構造は、半導体装置製造の工程を増やすものであったり、或いは過剰に水素工程を避けることによってキャパシタ以外の素子特性の改善が図れなくなることがある。

【0012】本発明の目的は、強誘電体キャパシタ特性

の劣化を抑制できる半導体装置及びその製造方法を提供することにある。

【0013】

【課題を解決するための手段】上記した課題は、半導体基板上に形成された絶縁膜と、前記絶縁膜上に形成されたキャパシタの第1電極と、前記第1電極上にCVDにより形成され且つ還元作用を持つ粒子の濃度が 1×10^{11} 個/cm²未満である前記キャパシタ用の強誘電体膜と、前記強誘電体膜の上に形成された前記キャパシタの第2電極とを有することを特徴とする半導体装置によって解決される。

【0014】また、上記した課題は、半導体基板上に絶縁膜を介してキャパシタの第1電極を形成する工程と、前記キャパシタの強誘電体膜を前記第1電極上にCVD法により形成する工程と、前記キャパシタの第2電極を前記強誘電体膜上に形成する工程と、前記キャパシタの上方に膜を形成する工程とを有する半導体装置の製造方法において、前記強誘電体膜を形成した後の工程で、前記強誘電体膜中の還元作用を持つ粒子の濃度を 1×10^{11} 個/cm²未満にすることを特徴とする半導体装置の製造方法によって解決される。

【0015】また、上記した課題は、半導体基板にトランジスタを形成する工程と、前記半導体基板上に絶縁膜を介してキャパシタの第1電極を形成する工程と、前記キャパシタの強誘電体膜を前記第1電極上に形成する工程と、前記キャパシタの第2電極を前記強誘電体膜上に形成する工程と、前記キャパシタの上方に膜を形成する工程とを有する半導体装置の製造方法において、前記キャパシタを形成した後の工程で、前記強誘電体膜中の還元作用を持つ粒子の濃度が 1×10^{11} 個/cm²未満となる条件で、前記トランジスタの特性を改善するために水素含有雰囲気中で前記半導体基板を加熱する工程を有することを特徴とする半導体装置の製造方法によって解決される。

【0016】本発明によれば、強誘電体膜中の還元作用を持つ粒子の濃度、例えば水素原子と重水素原子の濃度の総和を 1×10^{11} 個/cm²未満としたので、水素、重水素等に起因する強誘電体の劣化を防いで強誘電体キャパシタの特性を抑制できことが実験により明らかになった。

【0017】また、水素原子と重水素原子の総和を 1×10^{11} 個/cm²未満とすることにより、さらにキャパシタ特性の劣化を防止することができる。

【0018】

【発明の実施の形態】以下に本発明の実施形態を図面に基づいて説明する。

【0019】図1～図16は本発明の一実施形態の半導体装置の製造方法を工程順に示す断面図である。なお、本実施形態の半導体装置としてFeRAMを例に挙げて説明する。

【0020】まず、図1に示す断面構造を得るまでの工程を説明する。

【0021】図1に示すように、p型シリコン（半導体）基板10表面に、LOCOS（Local Oxidation of Silicon）法により素子分離絶縁膜11を選択的に形成する。素子分離絶縁膜11としてSTI（Shallow Trench Isolation）を採用してもよい。

【0022】続いて、シリコン基板10のメモリセル領域1、周辺回路領域2における所定の活性領域（トランジスタ形成領域）にp型不純物及びn型不純物を選択的に導入して、pウェル12a及びnウェル12bを形成する。なお、図1には示していないが、周辺回路領域2ではCMOSを形成するためにpウェル（不図示）も形成される。

【0023】その後、シリコン基板10の活性領域表面を熱酸化して、ゲート絶縁膜10aとしてシリコン酸化膜を形成する。

【0024】次に、シリコン基板10の上側全面にアモルファスシリコン膜及びタングステンシリサイド膜を順次形成し、これらのアモルファスシリコン膜及びタングステンシリサイド膜をフォトリソグラフィ法により所定の形状にパターニングして、ゲート電極13a～13c及び配線14を形成する。なお、ゲート電極13a～13cを構成するアモルファスシリコン膜の代わりにポリシリコン膜を形成してもよい。

【0025】メモリセル領域1では、1つのpウェル12a上には2つのゲート電極13a、13bが並列に配置され、それらのゲート電極13a、13bはワード線WLの一部を構成する。

【0026】次に、メモリセル領域1において、ゲート電極13a、13bの両側のpウェル12a内にn型不純物をイオン注入して、nチャネルMOSトランジスタのソース・ドレインとなるn型不純物拡散領域15aを形成する。これと同時に、周辺回路領域2のpウェル（不図示）にもn型不純物拡散領域を形成してもよい。

続いて、周辺回路領域2において、ゲート電極13cの両側のnウェル12bにp型不純物をイオン注入して、pチャネルMOSトランジスタのソース・ドレインとなるp型不純物拡散領域15bを形成する。n型不純物とp型不純物の打ち分けは、レジストパターンを使用して行われる。

【0027】その後、シリコン基板10の全面に絶縁膜を形成した後、その絶縁膜をエッチバックしてゲート電極13a～13c及び配線14の両側部分に側壁絶縁膜16として残す。その絶縁膜として、例えばCVD（化学気相成長）法により酸化シリコン（SiO₂）を形成する。

【0028】さらに、ゲート電極13a、13bと側壁絶縁膜16をマスクに使用して、メモリセル領域1のn型不純物拡散領域15a内に再びn型不純物をイオン注

入することにより、 n 型不純物拡散領域15aをLDD構造にする。これと同時に周辺回路領域2における n 型不純物拡散領域15aもLDD構造にする。また、周辺回路領域2における p 型不純物拡散領域15b内に再び p 型不純物をイオン注入することにより、 p 型不純物拡散領域をLDD構造にする。

【0029】以上の工程により、 p ウェル12aにはゲート電極13a、13bとLDD構造の n 型不純物拡散層15aを有する2つのMOSトランジスタ T_1 、 T_2 が形成される。また、 n ウェル12bにはゲート電極13cとLDD構造の p 型不純物拡散層15bを有するMOSトランジスタ T_3 が形成される。

【0030】次に、MOSトランジスタを覆うカバー膜として約200nmの厚さの酸化シリコン(SiO_2)膜をプラズマCVD法によりシリコン基板10の全面に形成する。その後、TEOSガスを用いるプラズマCVD法により、第1の層間絶縁膜17として膜厚1.0 μ m程度の酸化シリコン(SiO_2)をカバー膜3の上に成長させる。

【0031】続いて、第1の層間絶縁膜17の緻密化処理として、例えば常圧の窒素雰囲気中で第1の層間絶縁膜17を700℃の温度で30分間熱処理する。その後、第1の層間絶縁膜17の上面を化学的機械研磨(CMP)法により平坦化する。

【0032】次に、図2に示す構造を形成するまでの工程を説明する。

【0033】まず、フォトリソグラフィ法によりカバー膜3と第1層間絶縁膜17をパターンニングして、不純物拡散領域15a、15bに到達する深さのコンタクトホール17a~17dと、配線14に到達する深さのビアホール17eをそれぞれ第1の層間絶縁膜17に形成する。その後、第1の層間絶縁膜17上面とホール17a~17e内面に膜厚20nmのTi(チタン)薄膜と膜厚50nmのTiN(チタンナイトライド)薄膜をスパッタ法により順に形成する。さらに、CVD法によりタングステン(W)をTiN薄膜上に成長する。これにより、コンタクトホール17a~17d、ビアホール17e内にタングステン膜が埋め込まれた状態となる。

【0034】その後、第1の層間絶縁膜17上面が露出するまでタングステン膜、TiN薄膜及びTi薄膜をCMP法により研磨する。これによりホール17a~17e内に残されたチタン膜、窒化チタン膜及びタングステン膜は、それぞれ導電性プラグ18a~18eとして使用される。

【0035】メモリセル領域1の1つの p ウェル12aにおいて2つのゲート電極13a、13bに挟まれる n 型不純物拡散領域15a上の第1の導電性プラグ18aは後述するビット線に接続され、さらに、残り2つの第2の導電性プラグ18bは後述するキャパシタに接続される。

【0036】次に、図3に示すように、シランとアンモニアを用いるプラズマCVD法により、第1の層間絶縁膜17上と導電性プラグ18a~18eの上に $SiON$ (絶縁膜)膜21を120nmの厚さに形成する。この $SiON$ 膜21は、導電性プラグ18a~18eの酸化を防止するために形成される。さらに、反応ガスとしてTEOSと酸素を用いるプラズマCVD法により厚さ150nmの SiO_2 膜22を $SiON$ 膜21上に形成する。なお、 SiO_2 膜22は、第1の層間絶縁膜17への水の侵入を防止するために形成される。

【0037】その後、 $SiON$ 膜21、 SiO_2 膜22の緻密化のために、それらの膜を例えば常圧の窒素雰囲気中で温度650℃で30分間熱処理する。

【0038】次に、図4に示すように、DCスパッタ法により、膜厚10~30nmのチタンと膜厚100~300nmのプラチナを SiO_2 膜22上に純に形成して二層構造の第1導電膜を形成する。なお、第1の導電膜23aとして、イリジウム、ルテニウム、酸化ルテニウム、酸化イリジウム、酸化ルテニウムストロンチウム($SrRuO_3$)等の膜を形成してもよい。

【0039】続いて、RFスパッタ法により、第1の導電膜23aの上に強誘電体膜24aとして、ランタン・カルシウム・ストロンチウムドーブトチタン酸ジルコン酸鉛(PLCSZT)膜をスパッタ法により100~300nm、例えば200nmの厚さに形成する。

【0040】スパッタ条件は、ターゲットとして焼結したPLCSZTを用い、 Ar ガスを用い、1.0Pa、RFパワー1kWである。この処理中にはPLCSZT膜を水素又は重水素中に曝す工程は無く、PLCSZT膜中の水素と重水素の混入は考えられない。また、後述するようにアニール後のPLCSZT膜中の水素と重水素の濃度は 1×10^{17} 個/cm³以下であることから、PLCSZT膜のas-depo膜中の水素又は重水素の濃度も 1×10^{17} 個/cm³以下であることが容易に推定できる。なお、PLCSZT膜の代わりにPZT系材料膜を形成する場合も同様である。

【0041】続いて、強誘電体膜24aの結晶化処理として、酸素雰囲気中で温度600~850℃、30~120秒間の条件でRTA(Rapid Thermal Annealing)を行う。例えば、温度750℃で60秒間アニールする。

【0042】強誘電体材料膜の形成方法としては、上記したスパッタ法の他にスピンオン法、ゾルゲル法、MOD(Metal Organic Deposition)法、MOCVD(有機金属CVD)法があり、MOCVD法については後述する。

【0043】強誘電体膜24aの材料としてはPLCSZTの他に、PZT、PLZTのような他のPZT系材料や、 $SrBi_2Ta_2O_9$ 、 $SrBi_2(Ta, Nb)_2O_9$ 等のBi層状構造化合物材料、その他の金属酸化物強誘電体であってもよい。

【0044】そのような強誘電体膜24aを形成した後に、その上に第2の導電膜25aとして酸化イリジウム(IrO_2)膜をスパッタ法により100~300nmの厚さに形成する。なお、第2の導電膜25aとして、 Pt 膜もしくは SRO 膜をスパッタ法により形成してもよい。

【0045】次に、第2の導電膜25aの上にレジストを塗布し、さらにレジストを露光、現像して上部電極形状にパターニングする。その後、レジストパターンをマスクに使用して第2の導電膜25aをドライエッチングして、第2の導電膜25aをキャパシタの上部電極25にする。この後に、レジストを酸素プラズマによりアッシングして除去する。

【0046】次に、上部電極25のパターン形成によりダメージを受けた強誘電体膜24aを酸素雰囲気中で650℃、60分の条件でアニールし、これにより強誘電体膜の膜質を改善する。これによる強誘電体膜24a中の還元作用を持つ粒子、例えば水素、重水素等の粒子の濃度は 1×10^{11} 個/cm²未満である。

【0047】この後に、 Al_2O_3 よりなる保護膜を上部電極25、強誘電体膜24aの上に形成してもよいが、スパッタ法により強誘電体膜24aを形成する場合には省略する。

【0048】続いて、強誘電体24a及び第1の導電膜23aをフォトリソグラフィ法により順次パターニングする。なお、第1の導電膜23aをパターニングした後に、酸素含有雰囲気内で温度650℃で60分間加熱して強誘電体膜24aの膜質を改善する。

【0049】これにより、強誘電体膜24aはキャパシタ用の誘電体膜24となり、第1の導電膜23aはキャパシタ用の下部電極23となる。そして、上部電極25、誘電体膜24及び下部電極23によりキャパシタQが構成される。

【0050】以上のような工程を経てキャパシタQを形成した後に、図6に示すように、全面に SiO_2 膜及び SOG 膜からなる2層構造の第2の層間絶縁膜26を形成し、この第2の層間絶縁膜26によりキャパシタQを覆う。その SiO_2 膜は、 TEOS ガスを用いるプラズマ CVD 法により、成長温度が390℃、パワーが400Wの条件でシリコン基板10の上側全面に100~300nmの厚さで形成される。また、 SOG 膜は、 TEOS 膜上に SOG 溶液を80~200nmの厚さに塗布した後に、これを加熱することにより形成される。

【0051】そして、フォトリソグラフィ法により第2の層間絶縁膜26をパターニングして、キャパシタQの上部電極25の上にコンタクトホール26aを形成する。その後、誘電体膜24に対して回復アニールを実施する。具体的には、酸素雰囲気中で500~650℃の温度で30~120分間加熱する。

【0052】次に、第2の層間絶縁膜26、 SiON 膜21、 SiO_2 膜22をフォトリソグラフィ法によりパターニ

ングして、メモリセル領域1の第2の導電性プラグ18bの上にコンタクトホール26bを形成して第2の導電性プラグ18bを露出させる。そして、第2の層間絶縁膜26上とコンタクトホール26a、26b内に、膜厚100nmの TiN 膜をスパッタ法により形成する。続いて、その TiN 膜をフォトリソグラフィ法でパターニングすることにより、メモリセル領域1においてコンタクトホール26a、26bを通してpウェル12a上の第2の導電性プラグ18bとキャパシタ上部電極25とを電気的接続するための局所配線(ローカル配線)27を形成する。

【0053】次に、図7に示すような構造を形成するまでの工程を説明する。

【0054】まず、局所配線27と第2の層間絶縁膜26の上に、プラズマ CVD 法により TEOS 膜を200~400nmの厚さに形成する。この TEOS 膜は第3の層間絶縁膜31として使用される。

【0055】続いて、メモリセル領域1における第3の層間絶縁膜31からその下方の SiON 膜21までをフォトリソグラフィ法によりパターニングすることにより、pウェル12aの中央位置の第1の導電性プラグ18aの上にコンタクトホール31aを形成するとともに、周辺回路領域2の各導電性プラグ18c~18e上にもコンタクトホール31c~31eを形成する。

【0056】さらに、第3の層間絶縁膜31の上とコンタクトホール31c~31eの中に Ti 膜、 TiN 膜、 Al (アルミニウム)膜及び TiN 膜の4層を順次積層し、これらの金属膜をパターニングすることにより、メモリセル領域1でビット線32aを形成するとともに、周辺回路領域2では配線32c~32eを形成する。これらのビット線32a、配線32c~32eは、一層目のアルミニウム配線となる。

【0057】なお、メモリセル領域1のビット線32aは第1の導電性プラグ18aに接続され、また、周辺回路領域2の配線32c~32eは各導電性プラグ18c~18eに接続される。

【0058】ビット線32a、配線32c~32eを構成する各金属膜の膜厚として例えば最下層の Ti 膜を20nmの厚さ、下側の TiN 膜を50nmの厚さ、 Al 膜を500nmの厚さ、上側の TiN 膜を100nmの厚さとする。

【0059】次に、図8に示すような構造を形成するまでの工程を説明する。

【0060】まず、 TEOS ガスと酸素(O_2)ガスを使用するプラズマ CVD 法により、2.0 μm の厚さの SiO_2 からなる第4の層間絶縁膜33を第3の層間絶縁膜31、ビット線32a及び配線32c~32eの上に形成する。

【0061】さらに、第4の層間絶縁膜33の上面を CMP 法により研磨して平坦化する。その研磨量は、最上

面から約1.0 μm の厚さ相当程度とする。

【0062】さらに、フォトリソグラフィ法により第4の層間絶縁膜33をパターンニングして、一層目のアルミニウム配線、例えば周辺回路領域2の配線32dに到達するビアホール33aを形成する。

【0063】続いて、ビアホール33aの内面と第4の層間絶縁膜33の上面に、膜厚20nmのTi膜と膜厚50nmのTiN膜をスパッタリングにより順次形成し、それらの膜をグルーレイヤ35aとする。その後、グルーレイヤ35a上にタングステン膜35bを形成する。これにより、ビアホール33a内には、グルーレイヤ35aとタングステン膜35bが充填される。

【0064】その後、第4の層間絶縁膜33上面上のタングステン膜35b及びグルーレイヤ35aをCMP法又はエッチバックにより除去して、ビアホール33a内にのみ残存させる。

【0065】次に、図9に示すような構造を形成するまでの工程を説明する。

【0066】まず、第4の層間絶縁膜33の上に第1のTiN膜を50nm、Al膜を500nm、第2のTiN膜を50nmの厚さに順次形成する。続いて、第1及び第2のTiN膜とAl膜をフォトリソグラフィ法によりパターンニングすることにより二層目のアルミニウム配線36を形成する。

【0067】続いて、TEOSを用いるプラズマCVD法により、二層目のアルミニウム配線36と第4の層間絶縁膜33の上に、第1のカバー絶縁膜37としてSiO₂膜を200nmの厚さに形成する。さらに、第1のカバー絶縁膜37の上に、プラズマCVD法によりSiNよりなる第2のカバー絶縁膜38を500nmの厚さに形成する。これらの第1及び第2のカバー膜37、38により二層目の配線36が被覆される。

【0068】その後、MOSトランジスタT₁、T₂、T₃の特性を向上するために、水素窒素混合ガスの雰囲気中で全体を400～450℃で加熱する。その雰囲気中の水素含有量や加熱温度は、キャパシタQを構成する強誘電体膜24a中で還元作用を持つ粒子、例えば水素、重水素等の粒子の濃度が最終的に1×10¹¹個/cm³未満になるような条件に設定する。即ち、強誘電体膜24aの形成の初期状態から1×10¹¹個/cm³未満までの強誘電体膜24aへの還元粒子の侵入は許容される。例えば、キャパシタ誘電体膜24である強誘電体膜24aにおいて、初期状態から1×10¹¹個/cm³未満の還元粒子（重水素、水素等）の増加によるキャパシタ特性は問題がない。

【0069】以上のような実施形態では、キャパシタQを形成した後の状態において、強誘電体膜24a中で還元作用を持つ粒子の濃度を1×10¹¹個/cm³未満とし、キャパシタQを形成した後からMOSトランジスタT₁、T₂、T₃の特性改善のための加熱処理を終えた状態

で、強誘電体膜24a中の還元作用粒子濃度が1×10¹¹個/cm³未満、好ましくは1×10¹¹個/cm³未満になるように各工程の条件を調整する。これにより、強誘電体キャパシタの劣化が妨げられる。

【0070】また、MOSトランジスタ特性の改善のために水素含有雰囲気中でアニールを終えるまでの工程において、キャパシタQの強誘電体膜24a中の還元作用原子の濃度が、1×10¹¹個/cm³以上になるような場合には、例えば図10に示すように、上部電極25のパターンを形成した後に、上部電極25と強誘電体膜24aの上にAl₂O₃等の金属酸化膜によりなる還元防止用の保護膜37を形成し、その後、強誘電体膜24aと第1の導電膜23aをパターンニングする。この保護膜37は、強誘電体膜24aの還元を抑制するために形成される。

【0071】これにより、水素含有雰囲気中での加熱処理を終えた状態で、その濃度が1×10¹¹個/cm³未満になるように調整することが可能である。その他に、層間絶縁膜17、26、33の形成条件やアニール条件を選ぶことにより酸化物強誘電体膜の中の水素濃度を1×10¹¹個/cm³未満、好ましくは1×10¹¹個/cm³未満にして、キャパシタ特性Qの劣化を防止する。

【0072】次に、スパッタ法により形成された強誘電体膜24aを有するキャパシタQの特性がキャパシタQ形成後の還元雰囲気中でどのような影響されるかを説明する。

【0073】まず、図11に示すように、半導体基板40上に絶縁膜41を介してチタン層42aとプラチナ層42bの二層構造からなる下部電極42を形成した後に、下部電極上に膜厚200nmのPLCSZT強誘電体膜43をスパッタ法により形成した。そして、PLCSZT強誘電体膜43を常圧の酸素雰囲気中で600～750℃でRTA処理して膜質を改善した。さらにPLCSZT強誘電体膜43上に膜厚200nmのIr₂O膜をスパッタ法により形成し、これをレジストとエッチングを用いてパターンニングし、これによりIr₂O上部電極44を複数形成し、ついで酸素雰囲気中で650℃で加熱した。

【0074】1つのIr₂O上部電極44とその下のPLCSZT強誘電体膜43及び下部電極42によって1つのキャパシタQが構成される。

【0075】そのようなキャパシタQを有する試料として、その上部電極44の平面形状を50×50 μm^2 の大きさとした第1の試料と、その平面形状を200×200 μm^2 の大きさとした第2の試料とを作成した。

【0076】そして、そのような強誘電体キャパシタQを有する第1及び第2の試料を4.5 Torrの還元ガス含有雰囲気中で温度200℃で加熱した。還元ガス含有雰囲気は、3%の重水素(D₂)を含む重水素・窒素雰囲気である。ここで重水素は、濃度検出の容易さから水

素の代わりに用いられている。また、加熱時間は、0分、10分、15分、20分と複数設定した。なお、0分の加熱というのは、加熱をしないことを示す。

【0077】第1及び第2の試料について、二次イオン型質量分析法(SIMS)によって重水素濃度を調べたところ、キャパシタQ₀の部分では上部電極44の上面からの深さ方向に図12に示すような重水素濃度分布が存在した。また、キャパシタQ₀の周囲の上部電極44が形成されていない部分ではPLCSZT強誘電体膜43上面から深さ方向に図13に示すような重水素濃度分布が存在した。なお、図12、図13及び以下の図において「Ir₂O₃ TEL」は上部電極44が形成された箇所を示し、「no Ir₂O₃ TEL」はエッチングにより上部電極44が除去された箇所を示している。

【0078】SIMSにより試料中の水素濃度を測定する適当な手段が無く、実験方法と趣旨を考慮すれば、重水素の濃度を水素濃度と置き換えて考えても、また、還元作用を持つ粒子の濃度と置き換えても、還元能力の程度を知ることができ、問題はない。

【0079】図12及び図13に基づき、熱時間の違いにより第1及び第2試料のPLCSZT強誘電体膜中の重水素原子濃度にどのような影響を及ぼすかを棒グラフに表して比較したところ、図14に示すようになった。

【0080】図14中で、「TEL」は、PLCSZT強誘電体膜43のうち上部電極44に覆われた部分のD濃度を示し、また、「No TEL」は、PLCSZT強誘電体膜43のうち上部電極44がエッチングされた部分のD濃度を示している。

【0081】図14によれば、上部電極44に覆われているPLCSZT強誘電体膜43、即ちキャパシタQ₀を構成しているPLCSZT強誘電体膜43の中のD濃度は10分程度の重水素・空素雰囲気での加熱によって殆ど増加していなかった。しかし、上部電極44に覆われていない部分のPLCSZT強誘電体膜43中のD濃度は10分程度の加熱によって $8 \times 10^{11} / \text{cm}^3$ 程度まで上昇した。

【0082】さらに、未加熱状態(0分)の第2の試料のキャパシタQ₀と、10分、15分、20分加熱後の第2の試料のキャパシタQ₀のそれぞれに±3Vのパルス電圧を印加して電圧・分極特性を調べたところ、図15に示すような結果が得られた。

【0083】図15に示した分極電荷量(Q_{sw})は、図14の「TEL」のグラフを参照して明らかなように、重水素濃度(D)が増加するに従って小さくなっていく。本発明者らの実験によれば、重水素濃度が $1 \times 10^{11} / \text{cm}^3$ 以上になると、FeRAMセルとして書き込み、読み出しにエラーが生じ易い状態になった。ここで、重水素(D)濃度は水素(H)濃度に対応していて、還元原子濃度が $1 \times 10^{11} / \text{cm}^3$ 未満となることが好ましい。

【0084】次に、1cm×1cmの大きさの第1の試料について、未加熱状態のものと、重水素含有雰囲気中で20分間加熱されたものについて、それぞれ昇温脱離分析法(TDS)によって測定したところ、図16と図17に示すような結果が得られた。TDSの測定は、第1の試料を真空雰囲気中に置くとともに、第1の試料を昇温速度1℃/秒で常温から750℃まで昇温して行った。

【0085】図16、図17から明らかなように、重水素含有雰囲気中で20分間加熱した第1の試料は、未加熱状態の第1の試料に比べて、酸化ジウテリウム水素水(HDO、D₂O)の量と重水素(D₂)とジウテリウム水素(HD)の量が多かった。なお、Hは水素、Dは重水素、Oは酸素である。

【0086】TDSの分析によっても20分間の重水素含有雰囲気での加熱によって、PLCSZT強誘電体膜43内での水素、重水素の拡散が多くなることが分かる。

【0087】なお、分析方法はSIMS、TDSだけでなく、オージェ電子分光分析法(AES)、水素散乱前方分析法(HFS)によっても測定できる。

【0088】ところで、還元性雰囲気による強誘電体特性の劣化については、そのメカニズムは明確になっていない。しかし、今回の実験により、図18に示すようなメカニズムが考えられる。

【0089】即ち、重水素含有雰囲気中で200℃で第1又は第2の試料を加熱すると、上部電極44を構成するIrO₂は真空雰囲気中でIrとO₂に分解され、また、IrO₂は化学還元作用によってIrとD₂Oを生成する。また、上部電極44を構成するIrが触媒として機能してD₂を2D'に変える。さらに、下部電極42を構成するPt層42bが触媒として機能してD₂を2D'に変える。そして、D'が電極44、42と強誘電体膜43との境界に拡散し、最終的に強誘電体膜43内に入る。

【0090】図19(a)は、キャパシタQ₀形成直後のペロブスカイト構造のモデルを示し、PLCSZT強誘電体膜43を構成するチタン(Ti)原子やジルコニウム(Zr)原子はその周囲の酸素(O)原子との間をバルス電圧Eの変化とともに変移して分極を生じさせる。これに対して、D'がPLCSZT強誘電体膜43中に入り込むと、図19(b)に示すように、D'はTi原子やZr原子の変移を妨げてその変移量を小さくして分極量Q_{sw}を低減する。

【0091】ところで、上記した実施形態では、図4に示した強誘電体膜24aをスパッタ法により形成したが、MOCVD法によって形成してもよい。

【0092】MOCVD法によるPLCSZT膜の形成では、水素を含んだガスを原料ガスとして用いるのが一般的である。そのため、成膜雰囲気中に水素がない結果としてas-depo膜中に水素が存在しないスパッタPLC

SZTと異なり、MOCVD法で成膜したPLCSZT膜では、as-depo 膜中に水素が存在する。この膜中の水素濃度が 1×10^{11} 個/cm³ 以下であるとよく、また、アニール等で脱水素された後の濃度が 1×10^{11} 個/cm³ 以下であるとよく、また、最終的な強誘電体キャパシタ中のPLCSZT中の水素濃度が 1×10^{11} 個/cm³ 以下であるとよい。PLCSZT膜の代わりにPZT系材料膜を形成する場合も同様である。

【0093】MOCVD法によりPZT膜を形成する条件は、例えば、基板温度を600℃に設定し、さらに、原料ガスとしてPb(DPM)₄を流量0.4ml/min、Zr(DPM)₄を流量0.2ml/min、Ti(DPM)₄を流量0.2ml/min、溶媒としてTHMを流量0.4ml/minで成長雰囲気中に流し、その雰囲気圧力を500Paとする。

【0094】この場合でも、上記したと同様に、MOSトランジスタを覆う絶縁膜上に強誘電体膜キャパシタQを形成し、さらに層間絶縁膜、配線、カバー膜を形成し、最終的に、キャパシタQを構成する強誘電体膜24a内の還元元素濃度が 1×10^{11} 個/cm³ 未満になるように設定する。

(1) 半導体基板上に形成された絶縁膜と、前記絶縁膜上に形成されたキャパシタの第1電極と、前記第1電極上にCVDにより形成され且つ還元作用を持つ粒子の濃度が 1×10^{11} 個/cm³ 未満である前記キャパシタ用の強誘電体膜と、前記強誘電体膜の上に形成された前記キャパシタの第2電極とを有することを特徴とする半導体装置。

(2) 前記粒子は、少なくとも水素原子と重水素原子のいずれかであることを特徴とする付記1に記載の半導体装置。

(3) 前記強誘電体は、PZT系材料又はBi層状構造化合物材料であることを特徴とする付記1又は付記2に記載の半導体装置。

(4) 半導体基板上に絶縁膜を介してキャパシタの第1電極を形成する工程と、前記キャパシタの強誘電体膜を前記第1電極上にCVD法により形成する工程と、前記キャパシタの第2電極を前記強誘電体膜上に形成する工程と、前記キャパシタの上方に膜を形成する工程とを有する半導体装置の製造方法において、前記強誘電体膜を形成した後の工程で、前記強誘電体膜中の還元作用を持つ粒子の濃度を 1×10^{11} 個/cm³ 未満にすることを特徴とする半導体装置の製造方法。

(5) 半導体基板上にトランジスタを形成する工程と、前記半導体基板上に絶縁膜を介してキャパシタの第1電極を形成する工程と、前記キャパシタの強誘電体膜を前記第1電極上に形成する工程と、前記キャパシタの第2電極を前記強誘電体膜上に形成する工程と、前記キャパシタの上方に膜を形成する工程とを有する半導体装置の製造方法において、前記キャパシタを形成した後の工程で、前記強誘電体膜中の還元作用を持つ粒子の濃度が

1×10^{11} 個/cm³ 未満となる条件で、前記トランジスタの特性を改善するために水素含有雰囲気中で前記半導体基板を加熱する工程を有することを特徴とする半導体装置の製造方法。

(6) 前記粒子は、少なくとも水素原子と重水素原子のいずれかであることを特徴とする付記5に記載の半導体装置の製造方法。

(7) 前記強誘電体膜は、スパッタ又はMOCVDにより形成されることを特徴とする付記5又は付記6に記載の半導体装置の製造方法。

【0095】

【発明の効果】以上述べたように本発明によれば、強誘電体膜の水素原子と重水素原子の濃度の総和を 1×10^{11} 個/cm³ 未満としたので、水素又は重水素に起因する強誘電体の劣化を防いで強誘電体キャパシタの特性を抑制できことが実験により明らかになった。また、水素原子と重水素原子の総和を 1×10^{11} 個/cm³ 未満とすることにより、その効果をさらに高めることができる。

【図面の簡単な説明】

【図1】図1は、本発明の実施形態に係る半導体装置の形成工程を示す断面図（その1）である。

【図2】図2は、本発明の実施形態に係る半導体装置の形成工程を示す断面図（その2）である。

【図3】図3は、本発明の実施形態に係る半導体装置の形成工程を示す断面図（その3）である。

【図4】図4は、本発明の実施形態に係る半導体装置の形成工程を示す断面図（その4）である。

【図5】図5は、本発明の実施形態に係る半導体装置の形成工程を示す断面図（その5）である。

【図6】図6は、本発明の実施形態に係る半導体装置の形成工程を示す断面図（その6）である。

【図7】図7は、本発明の実施形態に係る半導体装置の形成工程を示す断面図（その7）である。

【図8】図8は、本発明の実施形態に係る半導体装置の形成工程を示す断面図（その8）である。

【図9】図9は、本発明の実施形態に係る半導体装置の形成工程を示す断面図（その9）である。

【図10】図10は、本発明の実施形態に係る半導体装置の他の形成工程を示す断面図である。

【図11】図11は、本発明の実施形態に係る半導体装置を構成する強誘電体キャパシタの試料を示す断面図である。

【図12】図12は、本発明の実施形態に係る半導体装置のキャパシタを重水素処理した後のSIMS分析による重水素濃度分布である。

【図13】図13は、本発明の実施形態に係る半導体装置のキャパシタ周辺領域を重水素処理した後のSIMS分析による重水素濃度分布である。

【図14】図14は、本発明の実施形態に係る半導体装置のキャパシタ及びその周辺領域の強誘電体膜の重水素

処理時間と重水素濃度の関係を示す図である。

【図 15】図 15 は、時間を変えて重水素処理された強誘電体キャパシタの電圧一分極特性を示す図である。

【図 16】図 16 は、強誘電体キャパシタ初期の酸素、水素、重水素についての TSD 分析による濃度分布を示す図である。

【図 17】図 17 は、強誘電体キャパシタの D₁ 加熱後の酸素、水素、重水素についての TSD 分析による濃度分布を示す図である。

【図 18】図 18 は、IrO₂ と PZT を有するキャパシタ 10 の D₁ による劣化のメカニズムである。

【図 19】図 19 (a), (b) は、本発明に係る半導体装置


のキャパシタの初期と D₁ 加熱後の強誘電体膜構成原子状態を示している。

【符号の説明】

10…半導体基板、11…素子分離絶縁膜、12a, 12b…ウェル領域、13a, 13b, 13c…ゲート電極、15a, 15b…不純物拡散層、16…サイドウォール、17, 26, 31, 33, 18a~18e…プラグ、21…SiON 膜、22…SiO₂ 膜、23a, 25a…導電膜、24a…強誘電体膜、23…下部電極、24…誘電体膜、25…上部電極、27…局所配線、32a…局所配線、32b~32g…配線、35…プラグ、36…アルミニウム配線、37, 38…カバー膜。

【図 1】

本発明の実施形態に係る半導体装置の形成工程を示す断面図 (その 1)




10: 半導体基板
12a, 12b: ウェル領域
17: 層間絶縁膜
11: 素子分離絶縁膜
10a: ゲート絶縁膜
13a~13c: ゲート電極

14: 配線
15a: n型不純物拡散領域
15b: p型不純物拡散領域
16: 側壁絶縁膜
3: カバー膜
T1~T3: MOSトランジスタ


【図 15】

時間を変えて重水素処理された強誘電体キャパシタの電圧一分極特性




【図 16】

強誘電体キャパシタ初期の酸素、水素、重水素についての TSD 分析による濃度分布



【図 2】


本発明の実施形態に係る半導体装置の形成工程を示す断面図 (その 2)



17a~17d: コンタクトホール
17e: ピアホール
18a~18c: プラグ


【図 3】

本発明の実施形態に係る半導体装置の形成工程を示す断面図（その 3）



【図 17】

強誘電体キャパシタのD₂加熱後の酸素、水素、重水素についてのTSD分析による温度分布



【図 18】


IrO₂とPZTを有するキャパシタのD₂による劣化のメカニズム

1. IrO₂ → Ir + O₂ (真空還元、副次的)
2. IrO₂ + D₂ → Ir + D₂O (化学還元)
3. Ir + D₂ → 2D⁺(Ir) (上部電極触媒反応：主的)
4. Pt + D₂ → 2D⁺(Pt) (下部電極触媒反応：主的)
5. D⁺ + PZT → PZT-D (境界拡散及びQ_{sw}低減)


【図 19】

本発明に係る半導体装置のキャパシタの初期とD₂加熱後の強誘電体構成電子状態

(a) 初期のPZTのペログスカイト構造




(b)



【図 5】

本発明の実施形態に係る半導体装置の形成工程を示す断面図（その 5）




- 23a：第1導電体膜
24a：強誘電体膜
25a：第2導電体膜

キャパシタ Q

【図 6】


本発明の実施形態に係る半導体装置の形成工程を示す断面図（その6）



26: 層間絶縁膜
27: 局所配線

【图 7】


本発明の実施形態に係る半導体装置の形成工程を示す断面図（その7）



32a:ビット線
32b~32e:配線

【图 8】


本発明の実施形態に係る半導体装置の形成工程を示す断面図（その 8）



33: 層間絶縁膜

【図 9】


本発明の実施形態に係る半導体装置の形成工程を示す断面図（その 9）



36 : 配線
37, 38 : カバー膜


【図 10】

本発明の実施形態に係る半導体装置の他の形成工程を示す断面図



【図 11】


本発明の実施形態に係る半導体装置を構成する誘電体キャパシタ



42: 下部電極
43: 誘電体膜
44: 上部電極


【図 12】

本発明の実施形態に係る半導体装置のキャパシタを重水素処理した後のSIMS分析による重水素濃度分布




【図 13】

本発明の実施形態に係る半導体装置のキャパシタ周辺領域を
重水素処理した後のSIMS分析による重水素濃度分布



【図 14】

本発明の実施形態に係る半導体装置のキャパシタ及びその
周辺領域の強誘電体膜の重水素処理時間と重水素濃度の関係



フロントページの続き

(72)発明者 堀井 義正
神奈川県川崎市中原区上小田中4丁目1番
1号 富士通株式会社内

Fターム(参考) 5F083 FR02 GA21 JA15 JA17 JA36
JA38 JA39 JA40 JA43 MA06
MA17 MA19 MA20 NA01 NA08
PR33 PR34 PR39 PR40 PR41

(translation of OA)

Mailing Date: April 21, 2004

NOTICE OF REASON FOR REJECTION

Japanese Patent Application No. 2003-153693

Preparation Date: April 16, 2004

From Masayuki OGAWA, Examiner of the Patent Office

To Agent: Motohiko FUJIMURA

Applied Article: Article 29, para. 1, and Article 29, para. 2

It is considered that the above-identified patent application should be rejected for the reason set forth hereunder. In case the applicant wishes to raise an argument against this decision, the applicant is required to submit the argument within 60 days from the mailing date of this notice.

Reason for Rejection

1. It is considered that the inventions as set forth in the following claims of this application are the same inventions which are described in the following publications which have been distributed in Japan or abroad, or are made available to the public through electric telecommunication lines, prior to the filing date of this application. Therefore, this application cannot be patented under the provision of Article 29, para. 1 subpara. 3 of the patent law.

2. It is considered that the inventions as set forth in the following claims of this

application are deemed to have easily been conceived prior to the filing date of this application by those who have ordinary knowledge in the technical field it belongs to, on the basis of the inventions described in the following publications which have been distributed in Japan or abroad or made available to the public through electric telecommunication lines, prior to the filing date of this application. Therefore, this application cannot be patented under the provision of Article 29, para. 2 of the patent law.

Notes (See the list of cited references etc., below.)

- Regarding the invention in claims 1-2, 5-7

Reasons 1, 2

Cited reference 1

<Remark>

See especially paragraphs 【0099】 - 【0120】 and Figs. 14 – 18 of the cited reference 1.

- Regarding the invention in claims 3-4, 8

Reasons 2

Cited reference 1-3

<Remark>

To mount a ferroelectric capacitor on a plug oxidation protective film is a publicly known art disclosed in the cited reference 2. (See paragraphs 【0021】- 【0067】 and Figs. 1 –9 .) Furthermore, to form a hydrogen diffusion preventing layer on side surfaces of a ferroelectric capacitor is a publicly known art disclosed in the cited reference 3.

For the claim other than the claims specified in this notice of reason for rejection i.e. claim 9, no reason for rejection is found at present. If any reason for rejection is found later, it will be notified.

The list of cited references etc.

- 1 Japanese Patent Kokai No. 11-17124
 - 2 Japanese Patent Kokai No. 2003-86776
 - 3 Japanese Patent Kokai No. 2002-353414
-

Record of the result of prior art search

- Technical fields to be searched Int. Cl(7)

H01L 21/8229

H01L 21/8239 – 21/8247

H01L 27/10 – 27/115

- Prior Arts But Not Applied

No prior art references are found other than the references cited in the present notice of reason for rejection.

This record is not a component of the reason for rejection.

In case the applicant wishes to ask any questions concerning this notice of reason for rejection or to have an interview with the examiner regarding this application, please contact:

Masayuki OGAWA

Semiconductor division, third patent examination department

• Your ref: 2003-1559A/NEP/01554 Our ref: US08-0316

(Tel) 03-3581-1101 Extn. 3462

(fax)03-3501-0673

拒絶理由通知書

特許出願の番号	特願 2 0 0 3 - 1 5 3 6 9 3
起案日	平成 1 6 年 4 月 1 6 日
特許庁審査官	小川 将之 9 6 3 4 4 M 0 0
特許出願人代理人	藤村 元彦 様
適用条文	第 2 9 条第 1 項、第 2 9 条第 2 項



この出願は、次の理由によって拒絶をすべきものである。これについて意見があれば、この通知書の発送の日から 6 0 日以内に意見書を提出して下さい。

理 由

1. この出願の下記の請求項に係る発明は、その出願前に日本国内又は外国において、頒布された下記 of 刊行物に記載された発明又は電気通信回線を通じて公衆に利用可能となった発明であるから、特許法第 2 9 条第 1 項第 3 号に該当し、特許を受けることができない。

2. この出願の下記の請求項に係る発明は、その出願前日本国内又は外国において頒布された下記 of 刊行物に記載された発明又は電気通信回線を通じて公衆に利用可能となった発明に基いて、その出願前にその発明の属する技術の分野における通常の知識を有する者が容易に発明をすることができたものであるから、特許法第 2 9 条第 2 項の規定により特許を受けることができない。

記 (引用文献等については引用文献等一覧参照)

・請求項 1 - 2, 5 - 7

理由 1, 2

引用例 1

<備 考>

引用例 1 の【0 0 9 9】～【0 1 2 0】段落及び第 1 4 図～第 1 8 図を特に参照。

・請求項 3 - 4, 8

理由 2

引用例 1 - 3

<備 考>

プラグ酸化防止膜上強誘電体キャパシタを形成する点は引用例 2 (【0 0 2 1

】～【0067】段落及び第1図～第9図を参照。)に記載されている公知技術である。また、水素拡散防止膜を強誘電体キャパシタ側面に形成する技術は引用例3に記載されている公知技術である。

この拒絶理由通知書中で指摘した請求項以外の請求項9に係る発明については、現時点では、拒絶の理由を発見しない。拒絶の理由が新たに発見された場合には拒絶の理由が通知される。

引用文献等一覧

1. 特開平11-17124号公報
2. 特開2003-86776号公報
3. 特開2002-353414号公報

先行技術文献調査結果の記録

・調査した分野 IPC第7版

H01L 21/8229

H01L 21/8239-21/8247

H01L 27/10-27/115

・先行技術文献

拒絶理由通知で引用したもの以外に無し。

この先行技術文献調査結果の記録は、拒絶理由を構成するものではない。

この拒絶理由通知の内容に関するお問い合わせ、または面接のご希望がございましたら下記までご連絡下さい。

特許審査第三部半導体機器 小川 将之(おがわ まさゆき)

TEL. 03(3581)1101 内線3462

FAX. 03(3501)0673